共 50 条
- [32] Efficient VLSI implementation of embedded zerotree wavelet for picture transform INDICON 2005 Proceedings, 2005, : 111 - 114
- [33] Low Power VLSI Circuit Design with Efficient HDL Coding 2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 698 - 700
- [34] An efficient VLSI architecture and FPGA implementation of the Finite Ridgelet Transform Journal of Real-Time Image Processing, 2008, 3 : 183 - 193
- [35] An efficient VLSI architecture for MC interpolation in AVC video coding ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 564 - 568
- [36] An efficient hierarchical motion estimation on algorithm and its VLSI architecture Seventh IASTED International Conference on Signal and Image Processing, 2005, : 64 - 69
- [37] Development of Efficient VLSI Architecture for Speech Processing in Mobile Communication 2017 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND SIGNAL PROCESSING (ICCCSP), 2017, : 59 - 64
- [39] An Efficient Approch to VLSI Circuit Partitioning using Evolutionary Algorithms 2014 6TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS, 2014, : 925 - 929