Efficient VLSI layouts for homogeneous product networks

被引:18
|
作者
Fernandez, A [1 ]
Efe, K [1 ]
机构
[1] UNIV SW LOUISIANA,CTR ADV COMP STUDIES,LAFAYETTE,LA 70504
关键词
interconnection networks; product networks; VLSI; collinear layout; separator; bifurcator;
D O I
10.1109/12.628392
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we develop generalized methods to layout homogeneous product networks with any number of dimensions, and analyze their VLSI complexity by deriving upper and lower bounds on the area and maximum wire length. In the literature, lower bounds are generally obtained by computing lower bounds on the bisection width or the crossing number of the network being laid out. In this paper, we define a new measure that we call ''maximal congestion,'' that can be used to obtain both the bisection width and the crossing number, thereby unifying the two approaches. Upper bounds are traditionally obtained by constructing layouts based on separators or bifurcators. Both methods have the basic limitation that they are applicable only for graphs with bounded vertex degree. The separators approach generally yields good layouts when good separators can be found, but it is difficult to find a good separator for an arbitrary graph. The bifurcators approach is easier to apply, but it generally yields larger area and wire lengths. We show how to obtain ''strong separators'' as well as bifurcators for any homogeneous product network, as long as the factor graph has bounded vertex degree. We illustrate application of both methods to layout a number of interesting product networks. Furthermore, we introduce a new layout method for product networks based on the combination of collinear layouts. This method is more powerful than the two methods above because it is applicable even when the factor graph has unbounded vertex degree. It also yields smaller area than the earlier methods. In fact, our method has led to the optimal area for all of the homogeneous product networks we considered in this paper with one exception, which is very close to optimal. In regards to wire lengths, the results obtained by our method turned out to be the best of the three methods for all the examples we considered, again subject to one (and the same) exception. We give an extensive variety of such examples.
引用
收藏
页码:1070 / 1082
页数:13
相关论文
共 50 条
  • [31] Minimal fault diameter for highly resilient product networks
    Day, K
    Al-Ayyoub, AE
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2000, 11 (09) : 926 - 930
  • [32] Efficient VLSI implementation of embedded zerotree wavelet for picture transform
    Bhatt, A
    Periwal, P
    INDICON 2005 Proceedings, 2005, : 111 - 114
  • [33] Low Power VLSI Circuit Design with Efficient HDL Coding
    Pandey, Bishwajeet
    Pattanaik, Manisha
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 698 - 700
  • [34] An efficient VLSI architecture and FPGA implementation of the Finite Ridgelet Transform
    Shrutisagar Chandrasekaran
    Abbes Amira
    Shi Minghua
    Amine Bermak
    Journal of Real-Time Image Processing, 2008, 3 : 183 - 193
  • [35] An efficient VLSI architecture for MC interpolation in AVC video coding
    Lei, D
    Wen, G
    Hu, MZ
    Zhou, JZ
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 564 - 568
  • [36] An efficient hierarchical motion estimation on algorithm and its VLSI architecture
    Wu, BF
    Peng, HY
    Chen, CJ
    Yu, TL
    Seventh IASTED International Conference on Signal and Image Processing, 2005, : 64 - 69
  • [37] Development of Efficient VLSI Architecture for Speech Processing in Mobile Communication
    Purushotham, U.
    Suresh, K.
    2017 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND SIGNAL PROCESSING (ICCCSP), 2017, : 59 - 64
  • [38] The VLSI Architecture of a Highly Efficient Deblocking Filter for HEVC Systems
    Hsu, Po-Kai
    Shen, Chung-An
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2017, 27 (05) : 1091 - 1103
  • [39] An Efficient Approch to VLSI Circuit Partitioning using Evolutionary Algorithms
    Sangwan, Dhiraj
    Verma, Seema
    Kumar, Rajesh
    2014 6TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS, 2014, : 925 - 929
  • [40] Efficient hierarchical motion estimation algorithm and its VLSI architecture
    Wu, Bing-Fei
    Peng, Hsin-Yuan
    Yu, Tung-Lung
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (10) : 1385 - 1398