Reverse Converters for the Moduli Set {{2n, 2n-1-1, 2n-1, 2n+1-1}( n Even)

被引:0
作者
Mohan, P. V. Ananda [1 ]
机构
[1] Ctr Dev Adv Comp, Knowledge Pk 1,Old Madras Rd, Bangalore 560038, Karnataka, India
关键词
Residue number systems; Reverse converters; Four-moduli sets; CRT; Mixed radix conversion; HIGH-SPEED REALIZATION; TO-BINARY CONVERTER; NUMBER SYSTEM; RESIDUE; 2(N)-1; RNS; DESIGN; 2(N+1)-1; IMPLEMENTATION;
D O I
10.1007/s00034-017-0725-0
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, two residue number system (RNS) to binary converters for the moduli set { for (n even) are presented. One of them uses a two-level conversion, in which, in the first level, two pairs of moduli are considered to obtain two intermediate decoded numbers. A second-level converter obtains the final decoded number corresponding to these two intermediate decoded numbers. Both levels use mixed radix conversion. The second proposed RNS to binary converter uses the conventional MRC of the four-moduli set. The proposed converters are compared with previously reported conversion techniques for this moduli set and converters for other four, five and eight moduli sets for realizing similar dynamic ranges regarding hardware requirement and conversion time. The hardware resource requirement (A), conversion time (T), AT and trade-offs are discussed to bring out the relative advantages of various converters. The proposed converters have been shown to need less hardware or less conversion time than the other some of the reported converters for this moduli set. It has been shown by detailed comparison that converters using conjugate moduli and vertical extension generally exhibit better performance (lower hardware /lower conversion time) than those using no vertical extension, while needing differing word lengths of various moduli. These, however, need slightly complex multipliers/adders in the channel. Implementation results on FPGA of the proposed converters for few dynamic ranges also have been presented.
引用
收藏
页码:3605 / 3634
页数:30
相关论文
共 40 条
[1]  
[Anonymous], 2007, RESIDUE NUMBER SYSTE
[2]  
Berezowski K., 2012, P 23 IET IR SIGN SYS, P1
[3]  
Bhardwaj M., 1999, IEEE S COMP AR APR, P168
[4]   Efficient reverse converters for four-moduli sets {2n-1, 2n, 2n+1, 2n+1-1} and {2n-1, 2n, 2n+1, 2n-1-1} [J].
Cao, B ;
Srikanthan, T ;
Chang, CH .
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (05) :687-696
[5]   An efficient reverse converter for the 4-moduli set {2n-1, 2n, 2n+1, 22n+1} based on the new Chinese remainder theorem [J].
Cao, B ;
Chang, CH ;
Srikanthan, T .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2003, 50 (10) :1296-1303
[6]   A residue-to-binary converter for a new five-moduli set [J].
Cao, Bin ;
Chang, Chip-Hong ;
Srikanthan, Thambipillai .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (05) :1041-1049
[7]  
Chalivendra G., 2011, P GREAT LAK S VLSI, P139, DOI 10.1145/1973009.1973038
[8]   Comments on "A high speed realization of a residue to binary number system converter" [J].
Dhurkadas, A .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (03) :446-447
[9]   A Generalization of a Fast RNS Conversion for a New 4-Modulus Base [J].
Didier, Laurent-Stephane ;
Rivaille, Pierre-Yves .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (01) :46-50
[10]   Efficient RNS Implementation of Elliptic Curve Point Multiplication Over GF(p) [J].
Esmaeildoust, Mohammad ;
Schinianakis, Dimitrios ;
Javashi, Hamid ;
Stouraitis, Thanos ;
Navi, Keivan .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (08) :1545-1549