Linearization of a 65nm CMOS Power Amplifier with a Cartesian Feedback for W-CDMA Standard

被引：0
|
作者：
Delaunay, Nicolas [1 ,2 ]
Deltimple, Nathalie [1 ]
Belot, Didier [2 ]
Kerherve, Eric [1 ]
机构：
[1] IMS Lab, 351 Cours Liberat, F-33405 Talence, France
[2] STMicroelect, F-38926 Crolles, France
来源：
2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE | 2009年
关键词：
Cartesian Feedback; Linearization technique; Power Amplifier; 65nm CMOS technology; W-CDMA (Wideband Code Division Multiple Access);
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
A study based on improving linearity of an integrated RF power amplifier (PA) has been done for W-CDMA standard. This power amplifier had been designed in 65mn CMOS of STMicroelectronics under Cadence. The chosen linearization technique is a Cartesian Feedback (CFB). Thanks to this linearization technique, the ACPR has been improved by 22dB at 5MHz from the carrier for an output power of 18dBm.
引用
收藏
页码：125 / +
页数：2
相关论文
共 50 条
  • [21] A 20 Gb/s Limiting Amplifier in 65nm CMOS Technology
    He, Rui
    Xu, Jianfei
    Yan, Na
    Hao, Min
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [22] Adaptively linearised MMIC power amplifier for W-CDMA applications
    Noh, YS
    Yom, IB
    Park, JH
    Park, CS
    ELECTRONICS LETTERS, 2004, 40 (20) : 1237 - 1238
  • [23] High power LDMOS integrated Doherty amplifier for W-CDMA
    Blednov, I. I.
    van der Zanden, Jos
    2006 IEEE Radio Frequency Integrated Circuits Symposium, 2006, : 429 - 432
  • [24] An Operational Amplifier for High Performance Pipelined ADCs in 65nm CMOS
    Payami, Sima
    Ojani, Amin
    2012 NORCHIP, 2012,
  • [25] A Fully differential D-band CMOS Amplifier in 65nm bulk CMOS
    Jiang, Minyun
    Wen, Jincai
    Liu, Yuqing
    Wu, Wentao
    Yang, Dandan
    Sun, Lingling
    2018 11TH UK-EUROPE-CHINA WORKSHOP ON MILLIMETER WAVES AND TERAHERTZ TECHNOLOGIES (UCMMT2018), VOL 1, 2018,
  • [26] A 143GHz Power Amplifier Based on Over Neutralization and Power Combining Technique in 65nm CMOS
    Chen, Yuan
    Zhang, Lei
    Wang, Yan
    Lin, Lin
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [27] A compact broadband stacked medium power amplifier in standard 65 nm CMOS technology
    Tarar, Mohsin Mumtaz
    Wei, Muh-Dey
    Khan, Muhammad Abdullah
    Negra, Renato
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 89 (02) : 327 - 335
  • [28] A compact broadband stacked medium power amplifier in standard 65 nm CMOS technology
    Mohsin Mumtaz Tarar
    Muh-Dey Wei
    Muhammad Abdullah Khan
    Renato Negra
    Analog Integrated Circuits and Signal Processing, 2016, 89 : 327 - 335
  • [29] Frequency-Offset Cartesian Feedback for MRI Power Amplifier Linearization
    Zanchi, Marta G.
    Stang, Pascal
    Kerr, Adam
    Pauly, John M.
    Scott, Greig C.
    IEEE TRANSACTIONS ON MEDICAL IMAGING, 2011, 30 (02) : 512 - 522
  • [30] SIMULINK Framework for the Modeling of Cartesian Feedback Power Amplifier Linearization Systems
    Coelho, Camilo
    Dallet, Dominique
    Deltimple, Nathalie
    Kerherve, Eric
    2016 1ST SYMPOSIUM ON INSTRUMENTATION SYSTEMS, CIRCUITS AND TRANSDUCERS (INSCIT), 2016, : 5 - 9
12345