Local Congestion Avoidance in Network-on-Chip

被引：15
作者：
Tang, Minghua [1 ]
Lin, Xiaola [2 ,3 ]
Palesi, Maurizio [4 ]
机构：
[1] GuangDong Univ Finance, Dept Comp Sci & Technol, Guangzhou 510521, Guangdong, Peoples R China
[2] Sun Yat Sen Univ, Sch Informat Sci & Technol, Guangzhou 510275, Guangdong, Peoples R China
[3] Sun Yat Sen Univ, Minist Educ, Key Lab Digital Life, Guangzhou 510275, Guangdong, Peoples R China
[4] Kore Univ, Kore, Italy
来源：
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS | 2016年 / 27卷 / 07期
基金：
中国国家自然科学基金;
关键词：
Network-on-chip; routing algorithm; divide-conquer; routing pressure; local congestion; TURN MODEL;
D O I：
10.1109/TPDS.2015.2474375
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Network-on-Chip (NoC) has been made the communication infrastructure for many-core architecture. NoC are subject to congestion, which is claimed to be avoided by many researchers. However, there is no completely understanding of congestion in literature, which hinders its solution. Toward this direction, we firstly carry out study on congestion in this paper. We find that congestion usually occurs at a portion of nodes in a local network region. Moreover, local congestion will significantly decrease system performance and mostly impact some particular communication pairs. Then we attempt to solve local congestion by addressing different local region size, based on Divide-Conquer approach and routing pressure. It avoids congestion in every local region by keeping routing pressure of every local region minimum. Using different local region size will create different routings. Our study shows that the local region size is closely related with the routing performance. When local region size is 5 x 5 the optimal routing performance of large size network could be achieved.
引用
收藏
页码：2062 / 2073
页数：12
相关论文
共 39 条
[1]  
[Anonymous], 2013, IEEE T PARALLEL DIST
[2]  
[Anonymous], NOXIM NETWORK ON CHI
[3]  
Ascia G, 2008, IEEE T COMPUT, V57, P809, DOI [10.1109/TC.2008.38, 10.1109/TC.2007.38]
[4]  
Bakhouya M., 2011, 2011 9th IEEE/ACS International Conference on Computer Systems and Applications (AICCSA), P263, DOI 10.1109/AICCSA.2011.6126621
[5]   Networks on chips: A new SoC paradigm [J].
Benini, L ;
De Micheli, G .
COMPUTER, 2002, 35 (01) :70-+
[6]   Non-Stationary Traffic Analysis and Its Implications on Multicore Platform Design [J].
Bogdan, Paul ;
Marculescu, Radu .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (04) :508-519
[7]  
Bogdan Paul., 2009, Proceedings, P461
[8]  
Brand1 J. W. v. d., 2007, PROC DESIGN AUTOMATI, P1
[9]   Path-Congestion-Aware Adaptive Routing with a Contention Prediction Scheme for Network-on-Chip Systems [J].
Chang, En-Jui ;
Hsin, Hsien-Kai ;
Lin, Shu-Yen ;
Wu, An-Yeu .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (01) :113-126
[10]  
Chang X, 2012, CSI INT SYMP COMPUT, P166, DOI 10.1109/CADS.2012.6316439
1234