共 8 条
[1]
BLITSHTEYN M, 2006, MASTERING RFID LABEL
[2]
Whole-chip ESD protection scheme for CMOS mixed-mode IC's in deep-submicron CMOS technology
[J].
PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE,
1997,
:31-34
[3]
Novel diode structures and ESD protection circuits in a 1.8-V 0.15-μm partially-depleted SOI salicided CMOS process
[J].
PROCEEDINGS OF THE 2001 8TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS,
2001,
:91-96
[4]
KER MD, 2002, IEEE INT S CIRC SYST, V5
[5]
KER MD, 1999, IEEE T ELECT DEV, V46
[6]
MERRILL R, 1993, EOS ESD S P, V15, P233
[7]
MYKKANEN C, 1983, EL OV EL DISCH S P
[8]
SHAW M, 2004, PUSHING PAST PAPER P