Design techniques for CMOS very-low-voltage operational amplifiers with enhanced power supply rejection ratio

被引:0
|
作者
Lee, TS [1 ]
Liu, WC [1 ]
Chung, CT [1 ]
机构
[1] Natl Yunlin Univ Sci & Technol, Dept Elect Engn, Yunlin 640, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Two very-low-voltage operational amplifiers in standard 0.35 mum CMOS process are presented. Simulation results are provided and the corresponding performances are discussed and compared. Simulation results indicate that those circuits show superior power supply rejection at high frequencies.
引用
收藏
页码:149 / 152
页数:4
相关论文
共 50 条
  • [1] Robust design of rail-to-rail CMOS operational amplifiers for a low power supply voltage
    Sakurai, S
    Ismail, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (02) : 146 - 156
  • [2] POWER-SUPPLY REJECTION RATIO IN OPERATIONAL TRANSCONDUCTANCE AMPLIFIERS
    STEYAERT, MSJ
    SANSEN, WMC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (09): : 1077 - 1084
  • [3] A Low Power CMOS Bandgap Voltage Reference with Enhanced Power Supply Rejection
    Li, Wenguan
    Yao, Ruohe
    Guo, Lifang
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 300 - +
  • [4] A CMOS threshold voltage reference source for very-low-voltage applications
    Ferreira, Luis H. C.
    Pimenta, Tales C.
    Moreno, Robson L.
    MICROELECTRONICS JOURNAL, 2008, 39 (12) : 1867 - 1873
  • [5] A new architecture for low voltage CMOS operational amplifiers
    Setty, S
    Toumazou, C
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 225 - 228
  • [6] Design of Low Power Bandgap Voltage Reference with High Power Supply Rejection Ratio for LDO Application
    Calimpusan, Re-Ann Cristine O.
    Galvez, Christopher
    2024 IEEE SYMPOSIUM ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, ISIEA 2024, 2024,
  • [7] 1.8 V CMOS bandgap voltage reference with high power supply rejection ratio
    Beijing Embedded System Key Laboratory, College of Electronic Information and Control Engineering, Beijing University of Technology, Beijing 100022, China
    Beijing Gongye Daxue Xuebao J. Beijing Univ. Technol., 2007, 10 (1052-1055):
  • [8] Design and analysis of high power supply rejection CMOS bandgap voltage reference
    Weng Qiang
    Zhang Yunzhu
    Wu Jianhui
    Zhang Meng
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 530 - 533
  • [9] RC-SCR: very-low-voltage ESD protection circuit in plain CMOS
    Feng, H
    Zhan, R
    Wu, Q
    Chen, G
    Wang, AZ
    ELECTRONICS LETTERS, 2002, 38 (19) : 1099 - 1100
  • [10] Frequency compensation for two-stage operational amplifiers with improved power supply rejection ratio characteristic
    Blakiewicz, G.
    IET CIRCUITS DEVICES & SYSTEMS, 2010, 4 (05) : 458 - 467