Non-volatile memory system design of edge server and cloud centralized server for multiple-tier 5G network

被引:3
作者
Matsui, Chihiro [1 ]
Takeuchi, Ken [1 ]
机构
[1] Univ Tokyo, Grad Sch Engn, Dept Elect Engn & Informat Syst, Bunkyo Ku, Tokyo 1138656, Japan
关键词
5G network; NAND flash; ReRAM; Network and memory co-design;
D O I
10.35848/1347-4065/abe7fc
中图分类号
O59 [应用物理学];
学科分类号
摘要
This paper co-designs a network and non-volatile memory system for a fifth generation (5G) multiple-tier network. Because a 5G network has shorter latency and wider bandwidth compared with a 4G network, the non-volatile memory system becomes a bottleneck. From the bottom to the top of the multiple-tier network, edge devices/machines, edge servers, and cloud centralized servers play different types of roles and handle different types of data. Thus, different types of non-volatile memory are required for cloud centralized servers, edge servers, and edge devices/machines. This work employs three-dimensional single-level cell (3D-SLC) NAND flash memory for edge servers and resistive RAM (ReRAM) for cloud centralized servers. To achieve short latency and low cost of the non-volatile memory system, distributed multiple write for 3D-SLC NAND flash memory and hierarchical multiple-deck ReRAM are proposed. By using an evaluation platform of the network and non-volatile memory co-design system, the proposed non-volatile memory system is defined as a network bottleneck or memory bottleneck.
引用
收藏
页数:7
相关论文
共 28 条
[1]  
Alayan M, 2017, INT EL DEVICES MEET
[2]  
Chen CL, 2009, PROC EUR SOLID-STATE, P413
[3]  
Cheng HY, 2017, INT EL DEVICES MEET
[4]  
Dao NN, 2017, I C INF COMM TECH CO, P1280, DOI 10.1109/ICTC.2017.8190921
[5]  
Frotzscher A, 2014, IEEE INT CONF COMM, P67, DOI 10.1109/ICCW.2014.6881174
[6]  
Fujii H., 2012, 2012 IEEE Symposium on VLSI Circuits, P134, DOI 10.1109/VLSIC.2012.6243826
[7]  
Im JW, 2015, ISSCC DIG TECH PAP I, V58, P130, DOI 10.1109/ISSCC.2015.7062960
[8]  
Kawahara A., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P432, DOI 10.1109/ISSCC.2012.6177078
[9]  
Kawahara A, 2013, ISSCC DIG TECH PAP I, V56, P220, DOI 10.1109/ISSCC.2013.6487708
[10]  
Kinoshita R., 2018, NVMTS, P1