Multi-step virtual metrology for semiconductor manufacturing: A multilevel and regularization methods-based approach

被引:47
作者
Susto, Gian Antonio [1 ]
Pampuri, Simone [2 ]
Schirru, Andrea [2 ]
Beghi, Alessandro [1 ]
De Nicolao, Giuseppe [2 ]
机构
[1] Univ Padua, Dept Informat Engn, I-35131 Padua, Italy
[2] Univ Pavia, Dept Comp Engn & Syst Sci, I-27100 Pavia, Italy
关键词
Chemical vapor deposition; Etching; Industry automation; LASSO; Lithography; Regularization methods; Ridge regression; Semiconductor manufacturing; Statistical modeling; Virtual metrology; VARIABLE SELECTION; REGRESSION; SYSTEM;
D O I
10.1016/j.cor.2014.05.008
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
In semiconductor manufacturing, wafer quality control strongly relies on product monitoring and physical metrology. However, the involved metrology operations, generally performed by means of scanning electron microscopes, are particularly cost-intensive and time-consuming. For this reason, in common practice a small subset only of a productive lot is measured at the metrology stations and it is devoted to represent the entire lot. Virtual Metrology (VM) methodologies are used to obtain reliable predictions of metrology results at process time, without actually performing physical measurements. This goal is usually achieved by means of statistical models and by linking process data and context information to target measurements. Since semiconductor manufacturing processes involve a high number of sequential operations, it is reasonable to assume that the quality features of a given wafer (such as layer thickness and critical dimensions) depend on the whole processing and not on the last step before measurement only. In this paper, we investigate the possibilities to enhance VM prediction accuracy by exploiting the knowledge collected in the previous process steps. We present two different schemes of multi-step VM, along with dataset preparation indications. Special emphasis is placed on regression techniques capable of handling high-dimensional input spaces. The proposed multi-step approaches are tested on industrial production data. (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码:328 / 337
页数:10
相关论文
共 38 条
[1]  
[Anonymous], 1999, ADV KERNEL METHODS S
[2]  
Bellman R., 2002, CONTROL SYSTEMS MAGA, V4, P24
[3]   Multitask learning [J].
Caruana, R .
MACHINE LEARNING, 1997, 28 (01) :41-75
[4]   Virtual metrology: A solution for wafer to wafer advanced process control [J].
Chen, PH ;
Wu, S ;
Lin, JS ;
Ko, F ;
Lo, H ;
Wang, J ;
Yu, CH ;
Liang, MS .
ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, :155-157
[5]   Dual-phase virtual metrology scheme [J].
Cheng, Fan-Tien ;
Huang, Hsien-Cheng ;
Kao, Chi-An .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2007, 20 (04) :566-571
[6]   Least angle regression - Rejoinder [J].
Efron, B ;
Hastie, T ;
Johnstone, I ;
Tibshirani, R .
ANNALS OF STATISTICS, 2004, 32 (02) :494-499
[7]   On bias, variance, 0/1 - Loss, and the curse-of-dimensionality [J].
Friedman, JH .
DATA MINING AND KNOWLEDGE DISCOVERY, 1997, 1 (01) :55-77
[8]  
Hastie T., 1986, STAT SCI, P297, DOI DOI 10.1214/SS/1177013604
[9]  
Hastie T., 2009, ELEMENTS STAT LEARNI, DOI DOI 10.1007/978-0-387-84858-7
[10]   Hierarchical Multi-task Learning with Application to Wafer Quality Prediction [J].
He, Jingrui ;
Zhu, Yada .
12TH IEEE INTERNATIONAL CONFERENCE ON DATA MINING (ICDM 2012), 2012, :290-298