A New Fault-Tolerant Multilevel Inverter Topology with Enhanced Reliability for PV Application

被引:7
作者
Kumar, Dhananjay [1 ]
Nema, Rajesh Kumar [1 ]
Gupta, Sushma [1 ]
Nema, Savita [1 ]
Dewangan, Niraj Kumar [2 ]
机构
[1] Maulana Azad Natl Inst Technol, Dept Elect Engn, Bhopal 462003, India
[2] Natl Inst Technol, Dept Elect Engn, Raipur 492010, Madhya Pradesh, India
关键词
Multilevel inverter; Fault-tolerant; Redundant leg; Reliability; Self-voltage balancing; POINT-CLAMPED CONVERTER; DESIGN; NUMBER;
D O I
10.1007/s13369-022-06992-2
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
Multilevel inverters (MLIs) have recently received a lot of attention in the power conditioning of photovoltaic (PV) applications. For a photovoltaic system, one of the indispensable necessities is reliability. This becomes even more vital in distant and isolated areas inaccessible for maintenance. The reliability of multilevel inverters used in photovoltaic systems is very low or vulnerable due to the high failure rate of power devices. Therefore, a new single-phase 9-level fault-tolerant topology multilevel inverter is proposed in this paper. The proposed 9-level fault-tolerant topology is able to tolerate single switch and multiple switch failures. Verification of fault-tolerance and source utilization is carried out from the experimental results and reliability evaluation is done mathematically. The process employs the analysis of failure rates of the switches and diodes of the multilevel inverter circuitry and estimation of reliability and mean time to failure (MTTF) is carried out before and after the employment of the proposed scheme using the Markov process. The sinusoidal pulse width modulation (SPWM) control method has been used as a modulation strategy to control the output voltage. The experimental results validate the effectiveness of the proposed 9-level fault-tolerant MLI topology during healthy, faulty and post-fault conditions is presented. In addition, the total harmonic distortion (THD) of the proposed 9-level fault-tolerant MLI topology during healthy and post-fault conditions is presented in the paper. Finally, the proposed 9-level fault-tolerant topology is a lesser device count compared with the existing topologies.
引用
收藏
页码:14841 / 14858
页数:18
相关论文
共 35 条
[1]   Novel Topologies for Symmetric, Asymmetric, and Cascade Switched-Diode Multilevel Converter With Minimum Number of Power Electronic Components [J].
Alishah, Rasoul Shalchi ;
Nazarpour, Daryoosh ;
Hosseini, Seyed Hossein ;
Sabahi, Mehran .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (10) :5300-5310
[2]   A methodology for even-power-distribution within single time-blocks of power-frequency inCHB MLIsforPVsystems [J].
Bhatnagar, Pallavee ;
Dewangan, Niraj Kumar ;
Singh, Nagendra ;
Gupta, Krishna Kumar .
INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2021, 31 (01)
[3]   Fault-Tolerant Neutral-Point-Clamped Converter Solutions Based on Including a Fourth Resonant Leg [J].
Ceballos, Salvador ;
Pou, Josep ;
Zaragoza, Jordi ;
Robles, Eider ;
Luis Villate, Jose ;
Luis Martin, Jose .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (06) :2293-2303
[4]   Seven-Level PWM Inverter Employing Series-Connected Capacitors Paralleled to a Single DC Voltage Source [J].
Choi, Jin-Sung ;
Kang, Feel-soon .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (06) :3448-3459
[5]   Reliability Improvement of a T-Type Three-Level Inverter With Fault-Tolerant Control Strategy [J].
Choi, Ui-Min ;
Blaabjerg, Frede ;
Lee, Kyo-Beum .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (05) :2660-2673
[6]   A new structure for multilevel inverters with fault-tolerant capability against open circuit faults [J].
Choupan, Reza ;
Golshannavaz, Sajjad ;
Nazarpour, Daryoush ;
Barmala, Masoud .
ELECTRIC POWER SYSTEMS RESEARCH, 2019, 168 :105-116
[7]   Modified reduced device multilevel inverter structures with open circuit fault-tolerance capabilities [J].
Dewangan, Niraj Kumar ;
Gupta, Krishna Kumar ;
Bhatnagar, Pallavee .
INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (01)
[8]   A New Topology of Cascaded Multilevel Converters With Reduced Number of Components for High-Voltage Applications [J].
Ebrahimi, Javad ;
Babaei, Ebrahim ;
Gharehpetian, Goverg B. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (11) :3109-3118
[9]   Multilevel Inverter Topologies With Reduced Device Count: A Review [J].
Gupta, Krishna Kumar ;
Ranjan, Alekh ;
Bhatnagar, Pallavee ;
Sahu, Lalit Kumar ;
Jain, Shailendra .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (01) :135-151
[10]   A Novel Multilevel Inverter Based on Switched DC Sources [J].
Gupta, Krishna Kumar ;
Jain, Shailendra .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (07) :3269-3278