A channel multiplexing digital calibration technique for timing mismatch of time-interleaved ADCs

被引:3
|
作者
Yin, Yong-Sheng [1 ]
Liu, Liu [1 ]
Chen, Hong-Mei [1 ]
Deng, Hong-Hui [1 ]
Meng, Xu [1 ]
Wu, Jing-Sheng [1 ]
Wang, Zhong-Feng [2 ]
机构
[1] Hefei Univ Technol, Inst VLSI Design, Hefei, Anhui, Peoples R China
[2] Nanjing Univ, Sch Elect Sci & Engn, Nanjing, Jiangsu, Peoples R China
来源
IEICE ELECTRONICS EXPRESS | 2019年 / 16卷 / 19期
基金
中国国家自然科学基金;
关键词
time-interleaved ADC; timing mismatch; channel multiplexing; wide bandwidth; BACKGROUND CALIBRATION; CONVERTER;
D O I
10.1587/elex.16.20190540
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an all-digital calibration technique for time-interleaved ADC (TIADC) timing mismatch. The calibration architecture is based on a channel multiplexing architecture. For a M-channel TIADC, only one centralized calibration module is needed. Timing mismatches between channels are estimated by correlating the adjacent channel's outputs and a compensation algorithm based on the one-order five-point differentiator is employed to suppress the mismatches. Compared with conventional parallel calibration architecture, the proposed calibration architecture works well in higher Nyquist bands (NB) with high-scalability. The hardware consumption does not increase linearly with the number of sub-ADCs.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] A Digital Timing Mismatch Calibration Technique in Time-Interleaved ADCs
    Li, Jing
    Wu, Shuangyi
    Liu, Yang
    Ning, Ning
    Yu, Qi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 486 - 490
  • [2] An efficient digital calibration technique for timing mismatch in time-interleaved ADCs
    Chen Hongmei
    Jian Maochen
    Yin Yongsheng
    Lin Fujiang
    Cui Qing
    IEICE ELECTRONICS EXPRESS, 2016, 13 (13):
  • [3] All-digital background calibration technique for timing mismatch of time-interleaved ADCs
    Chen, Hongmei
    Pan, Yunsheng
    Yin, Yongsheng
    Lin, Fujiang
    INTEGRATION-THE VLSI JOURNAL, 2017, 57 : 45 - 51
  • [4] A Novel Calibration Algorithm for Timing Mismatch in Time-Interleaved ADCs
    Cao, Yu
    Miao, Peng
    Li, Fei
    2019 5TH INTERNATIONAL CONFERENCE ON FRONTIERS OF SIGNAL PROCESSING (ICFSP 2019), 2019, : 126 - 130
  • [5] Fast convergent background calibration technique for timing mismatch in M-channel time-interleaved ADCs
    Xiong, Wei
    Zhang, Zhenwei
    Sun, Lin
    Liu, Yu
    Liu, Haijing
    Lang, Lili
    Dong, Yemin
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 153
  • [6] A Novel Two-Stage Timing Mismatch Calibration Technique for Time-Interleaved ADCs
    Lu, Zhifei
    Zhang, Wei
    Tang, He
    Peng, Xizhu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (06) : 887 - 891
  • [7] A Full-Band Timing Mismatch Calibration Technique in Time-Interleaved ADCs
    Li, Jing
    Ye, Xin
    Luo, Jian
    Ning, Ning
    Yu, Qi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (06)
  • [8] A Novel Fully Digital Feedforward Background Calibration Technique for Timing Mismatch in M-Channel Time-Interleaved ADCs
    Xiong, Wei
    Zhang, Zhenwei
    Lang, Lili
    Dong, Yemin
    ELECTRONICS, 2023, 12 (09)
  • [9] Generalization of Referenceless Timing Mismatch Calibration Methods for Time-Interleaved ADCs
    Uran, Arda
    Kilic, Mustafa
    Leblebici, Yusuf
    2018 14TH CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2018), 2018, : 21 - 24
  • [10] A ramp-based background calibration technique for timing mismatch in time-interleaved ADCs
    Yu, Yahan
    Miao, Peng
    Li, Fei
    Wang, Di
    Zhang, Haotian
    Ding, Ankang
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2025, 193