Pipelined sigma-delta modulators with interstage scaling

被引:0
作者
Ramesh, MC [1 ]
Chao, KS [1 ]
机构
[1] Texas Instruments Inc, Mixed Signal Prod Dev, Dallas, TX 75243 USA
来源
42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2 | 1999年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A family of sigma-delta converters that utilize noise shaping in conjunction with pipelined architecture and interstage scaling is proposed. The converters consist of pipelined stages each consisting of a sigma-delta modulator and a quantizer external to the loop. A two-stage pipeline utilizing single-bit, first-order sigma-delta modulators and four-bit quantizers has been implemented in silicon.
引用
收藏
页码:39 / 42
页数:4
相关论文
共 19 条
[1]   ADAPTIVE SELF-CALIBRATING DELTA-SIGMA MODULATORS [J].
ABDENNADHER, S ;
KIAEI, S ;
TEMES, G ;
SCHREIER, R .
ELECTRONICS LETTERS, 1992, 28 (14) :1288-1289
[2]  
[Anonymous], SWITCHED CAPACITOR F
[3]   An overview of sigma-delta converters [J].
Aziz, PM ;
Sorensen, HV ;
VanderSpiegel, J .
IEEE SIGNAL PROCESSING MAGAZINE, 1996, 13 (01) :61-84
[4]   A 16b Sigma Delta pipeline ADC with 2.5MHz output data-rate [J].
Brooks, TL ;
Robertson, DH ;
Kelly, DF .
1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 :208-209
[5]  
Candy J.C., 1992, Oversampling delta-sigma data converters: Theory, design, and simulation
[6]   A USE OF DOUBLE INTEGRATION IN SIGMA DELTA MODULATION [J].
CANDY, JC .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1985, 33 (03) :249-258
[7]   A 16-BIT SIGMA-DELTA A/D CONVERTER WITH HIGH-PERFORMANCE OPERATIONAL-AMPLIFIERS [J].
CHOI, J ;
SHEU, BJ ;
LEE, BW .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1994, 6 (02) :105-119
[8]   A SWITCHED-CAPACITOR DELTA-SIGMA MODULATOR WITH REDUCED SENSITIVITY TO OP-AMP GAIN [J].
HURST, PJ ;
LEVINSON, RA ;
BLOCK, DJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (06) :691-696
[9]  
Ismail M., 1994, ANALOG VLSI SIGNAL I
[10]  
KINYUA MK, 1997, 40 MIDW S CIRC SYST