Low-overhead architecture for security tag

被引:6
|
作者
Shioya, Ryota [1 ]
Kim, Daewung [1 ]
Horio, Kazuo [1 ]
Goshima, Masahiro [1 ]
Sakai, Shuichi [1 ]
机构
[1] Univ Tokyo, Grad Sch Informat Sci & Technol, Tokyo 1138654, Japan
关键词
Dependable Architecture; Tagged Architecture; Information security; DIFT; Multi-level table;
D O I
10.1109/PRDC.2009.30
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
A security-tagged architecture is one that applies tags on data to detect attack or information leakage, tracking data flow. The previous studies using security-tagged architecture mostly focused on how to utilize tags, not how the tags are implemented. A naive implementation of tags simply adds a tag field to every byte of the cache and the memory. Such technique, however, results in a huge hardware overhead. This paper proposes a low-overhead tagged architecture. We achieve our goal by exploiting some properties of tag, the non-uniformity and the locality of reference. Our design includes a use of uniquely designed multi-level table and various cache-like structures, all contributing to exploit these properties. Under simulation, our method was able to limit the memory overhead to 1.8%, where a naive implementation suffered 12.5% overhead.
引用
收藏
页码:135 / 142
页数:8
相关论文
共 50 条
  • [1] Low-Overhead Architecture for Security Tag
    Shioya, Ryota
    Kim, Daewung
    Horio, Kazuo
    Goshima, Masahiro
    Sakai, Shuichi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2011, E94D (01): : 69 - 78
  • [2] Implementation of a Low-Overhead Processing-in-Memory Architecture
    Jang, Young-Jong
    Kim, Byung-Soo
    Kim, Dong-Sun
    Hwang, Tae-ho
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 185 - 186
  • [3] A Low-Overhead Interconnect Architecture for Virtual Reconfigurable Fabrics
    Landy, Aaron
    Stitt, Greg
    CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, 2012, : 111 - 119
  • [4] A low-overhead and reliable switch architecture for Network-on-Chips
    Patooghy, Ahmad
    Miremadi, Seyed Ghassem
    Fazeli, Mandi
    INTEGRATION-THE VLSI JOURNAL, 2010, 43 (03) : 268 - 278
  • [5] Distributed Logic Encryption: Essential Security Requirements and Low-Overhead Implementation
    Afsharmazayejani, Raheel
    Sayadi, Hossein
    Rezaei, Amin
    PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 127 - 131
  • [6] A low-overhead, value-tracking approach to information flow security
    Vorobyov, Kostyantyn
    Krishnan, Padmanabhan
    Stocks, Phil
    INFORMATION AND SOFTWARE TECHNOLOGY, 2016, 73 : 19 - 36
  • [7] Low-Overhead Deadlock Prediction
    Cai, Yan
    Meng, Ruijie
    Palsberg, Jens
    2020 ACM/IEEE 42ND INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2020), 2020, : 1298 - 1309
  • [8] Enabling In-SRAM Pattern Processing With Low-Overhead Reporting Architecture
    Sadredini, Elaheh
    Rahimi, Reza
    Skadron, Kevin
    IEEE COMPUTER ARCHITECTURE LETTERS, 2020, 19 (02) : 167 - 170
  • [9] Low-overhead thermally resilient optical network-on-chip architecture
    Tinati, Melika
    Koohi, Somayyeh
    Hessabi, Shaahin
    NANO COMMUNICATION NETWORKS, 2019, 20 : 31 - 47
  • [10] Low-Overhead Paxos Replication
    Guo J.
    Chu J.
    Cai P.
    Zhou M.
    Zhou A.
    Data Science and Engineering, 2017, 2 (2) : 169 - 177