Microprocessor Testing: Functional Meets Structural Test

被引:4
作者
Touati, A. [1 ]
Bosio, A. [1 ]
Girard, P. [1 ]
Virazel, A. [1 ]
Bernardi, P. [1 ]
Reorda, M. Sonza [1 ]
机构
[1] CNRS, UM, LIRMM, 161 Rue Ada, F-34095 Montpellier, France
关键词
Microprocessor test; SBST; functional and structural test; delay test; test compaction; ATPG;
D O I
10.1142/S0218126617400072
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Structural test is widely adopted to ensure high quality for a given product. The availability of many commercial tools and the use of fault models make it very easy to generate and to evaluate. Despite its efficiency, structural test is also known for the risk of over-testing that may lead to yield loss. This problem is mainly due to the fact that structural test does not take into account the functionality of the circuit under test. On the other hand, functional test guarantees that the circuit is tested under normal conditions, thus avoiding any over-as well as under-testing issues. More in particular, for microprocessor testing, functional test is usually applied by exploiting the Software-Based-Self-Test (SBST) technique. SBST applies a set of functional test programs that are executed by the processor to achieve a given fault coverage. SBST fits particularly well for online testing of processor-based systems. In this work, we describe a technique able to execute functional test programs as if they were structural tests. In this way, they can be applied during the end-of-production test in order to achieve good fault coverage and, at the same time, avoiding any over-test problems. We will show that it is possible to map functional test programs into the classical structural test schemes, so that their application simply requires the presence of a scan chain. Finally, we present a compaction algorithm able to significantly reduce the test length. Results carried out on two different microprocessors show the advantages of such approach.
引用
收藏
页数:18
相关论文
共 14 条
  • [1] [Anonymous], 2009, MINIMIPS OV
  • [2] On the automation of the test flow of complex SoCs
    Appello, D.
    Tancorre, V.
    Bernardi, P.
    Grosso, M.
    Rebaudengo, M.
    Reorda, M. Sonza
    [J]. 24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 166 - +
  • [3] RT-Level Deviation-Based Grading of Functional Test Sequences
    Fang, Hongxia
    Chakrabarty, Krishnendu
    Jas, Abhijit
    Patil, Srinivas
    Tirumurti, Chandra
    [J]. 2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 264 - +
  • [4] Girard P, 2010, POWER-AWARE TESTING AND TEST STRATEGIES FOR LOW POWER DEVICES, P1, DOI 10.1007/978-1-4419-0928-2
  • [5] An effective and simple heuristic for the set covering problem
    Lan, Guanghui
    DePuy, Gail W.
    Whitehouse, Gary E.
    [J]. EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2007, 176 (03) : 1387 - 1403
  • [6] Concatenation of Functional Test Subsequences for Improved Fault Coverage and Reduced Test Length
    Pomeranz, Irith
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (06) : 899 - 904
  • [7] Microprocessor Software-Based Self-Testing
    Psarakis, Mihalis
    Gizopoulos, Dimitris
    Sanchez, Ernesto
    Reorda, Matteo Sonza
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2010, 27 (03): : 4 - 18
  • [8] Sanchez E, 2011, EVOLUTIONARY OPTIMIZATION: THE (MU)GP TOOLKIT, P1
  • [9] Sanyal A., 2010, IEEE ITC, P1
  • [10] Synopsys Inc, 2015, TETRAMAXR US GUID 20