An SEU-Resilient SRAM Bitcell in 65-nm CMOS Technology

被引：1

作者：

Chen, Qingyu ^{[1
,2
]}

Wang, Haibin ^{[3
,5
]}

Chen, Li ^{[2
]}

Li, Lixiang ^{[6
]}

Zhao, Xing ^{[2
]}

Liu, Rui ^{[4
]}

Chen, Mo ^{[4
]}

Li, Xuantian ^{[4
]}

机构：

[1] Xian Microelect Technol Inst, Xian, Shaanxi, Peoples R China

[2] Univ Saskatchewan, Dept Elect & Comp Engn, Saskatoon, SK, Canada

[3] Univ Saskatchewan, Saskatoon, SK, Canada

[4] Univ Saskatchewan, Elect Engn, Saskatoon, SK, Canada

[5] Hohai Univ, Coll IOT Engr, Nanjing, Jiangsu, Peoples R China

[6] Dalhousie Univ, Halifax, NS, Canada

来源：

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2016年 / 32卷 / 03期

基金：

中国国家自然科学基金; 加拿大自然科学与工程研究理事会;

关键词：

SRAM; 12 T bitcell; Single event upset; Radiation hardening by design; CHARGE COLLECTION; DESIGN; UPSET; RELIABILITY; MITIGATION; MEMORIES; LAYOUT; CELL;

D O I：

10.1007/s10836-016-5586-0

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an SEU-resilient 12 T SRAM bitcell. Simulation results demonstrate that it has higher critical charge than the traditional 6 T cell. Alpha and proton testing results validate that it has a lower soft error rate compared to the reference designs for all data patterns and supply voltage levels. The improvement in SEU tolerance is achieved at the expense of 2X area penalty.

引用

页码：385 / 391

页数：7

共 50 条

[21] A Stereo Earphone Driver with Volume Control in 65-nm CMOS Technology
Tanzil, Alexander
Dasgupta, Uday
2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY: SYNERGY OF RF AND IC TECHNOLOGIES, PROCEEDINGS, 2009, : 351 - 354
[22] A Stereo Earphone Driver with Volume Control in 65-nm CMOS Technology
Tanzil, Alexander
Dasgupta, Uday
2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009), 2009, : 273 - 276
[23] A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
Torrens, Gabriel
Alorda, Bartomeu
Carmona, Cristian
Malagon-Perianez, Daniel
Segura, Jaume
Bota, Sebastia
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2019, 7 (03) : 447 - 455
[24] Design Aspects of 65-nm CMOS MMICs
Karkkainen, Mikko
Varonen, Mikko
Sandstrom, Dan
Tikka, Tero
Lindfors, Saska
Halonen, Kari A. I.
2008 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2008, : 115 - 118
[25] D-Band Heterodyne Integrated Imager in a 65-nm CMOS Technology
Yoon, Daekeun
Kim, Namhyung
Song, Kiryong
Kim, Jungsoo
Oh, Seung Jae
Rieh, Jae-Sung
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2015, 25 (03) : 196 - 198
[26] A Single-ended Simultaneous Bidirectional Transceiver in 65-nm CMOS Technology
Jeon, Min-Ki
Yoo, Changsik
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (06) : 817 - 824
[27] X_RAY GRADING PROCEDURE FOR CONVENTIONAL 65-nm CMOS TECHNOLOGY
Kessarinskiy, L. N.
Davydov, G. G.
Boychenko, D. V.
Artamonov, A. S.
Nikiforov, A. Y.
Yashanin, I. B.
2017 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON) PROCEEDINGS, 2017,
[28] A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology
Hoeppner, Sebastian
Eisenreich, Holger
Henker, Stephan
Walter, Dennis
Ellguth, Georg
Schueffny, Rene
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (03) : 566 - 570
[29] COMPARATIVE ANALYSIS OF SENSE AMPLIFIERS FOR SRAM IN 65nm CMOS TECHNOLOGY
Chandoke, Nidhi
Chitkara, Neha
Grover, Anuj
2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES, 2015,
[30] A new write assist technique for SRAM design in 65 nm CMOS technology
Farkhani, Hooman
Peiravi, Ali
Moradi, Farshad
INTEGRATION-THE VLSI JOURNAL, 2015, 50 : 16 - 27

← 1 2 3 4 5 →