An SEU-Resilient SRAM Bitcell in 65-nm CMOS Technology

被引：1

作者：

Chen, Qingyu ^{[1
,2
]}

Wang, Haibin ^{[3
,5
]}

Chen, Li ^{[2
]}

Li, Lixiang ^{[6
]}

Zhao, Xing ^{[2
]}

Liu, Rui ^{[4
]}

Chen, Mo ^{[4
]}

Li, Xuantian ^{[4
]}

机构：

[1] Xian Microelect Technol Inst, Xian, Shaanxi, Peoples R China

[2] Univ Saskatchewan, Dept Elect & Comp Engn, Saskatoon, SK, Canada

[3] Univ Saskatchewan, Saskatoon, SK, Canada

[4] Univ Saskatchewan, Elect Engn, Saskatoon, SK, Canada

[5] Hohai Univ, Coll IOT Engr, Nanjing, Jiangsu, Peoples R China

[6] Dalhousie Univ, Halifax, NS, Canada

来源：

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2016年 / 32卷 / 03期

基金：

中国国家自然科学基金; 加拿大自然科学与工程研究理事会;

关键词：

SRAM; 12 T bitcell; Single event upset; Radiation hardening by design; CHARGE COLLECTION; DESIGN; UPSET; RELIABILITY; MITIGATION; MEMORIES; LAYOUT; CELL;

D O I：

10.1007/s10836-016-5586-0

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an SEU-resilient 12 T SRAM bitcell. Simulation results demonstrate that it has higher critical charge than the traditional 6 T cell. Alpha and proton testing results validate that it has a lower soft error rate compared to the reference designs for all data patterns and supply voltage levels. The improvement in SEU tolerance is achieved at the expense of 2X area penalty.

引用

页码：385 / 391

页数：7

共 50 条

[1] An SEU-Resilient SRAM Bitcell in 65-nm CMOS Technology
Qingyu Chen
Haibin Wang
Li Chen
Lixiang Li
Xing Zhao
Rui Liu
Mo Chen
Xuantian Li
Journal of Electronic Testing, 2016, 32 : 385 - 391
[2] Study of SEU Sensitivity of SRAM-Based Radiation Monitors in 65-nm CMOS
Wang, Jialei
Prinzie, Jeffrey
Coronetti, Andrea
Thys, S.
Alia, Ruben Garcia
Leroux, Paul
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (05) : 913 - 920
[3] SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction
Zhang, K
Bhattacharya, U
Chen, ZP
Hamzaoglu, F
Murray, D
Vallepalli, N
Wang, Y
Zheng, B
Bohr, M
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (04) : 895 - 901
[4] In Situ SRAM Static Stability Estimation in 65-nm CMOS
Park, Henry
Yang, Chih-Kong Ken
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (10) : 2541 - 2549
[5] A Circuit for Robustness Enhancement of the Subthreshold SRAM Bitcell in 65nm Technology
Lv, Baitao
Li, Ruixing
Zhu, Jiafeng
Bai, Na
Wu, Xiulong
AUTOMATIC MANUFACTURING SYSTEMS II, PTS 1 AND 2, 2012, 542-543 : 1001 - +
[6] A Leakage-Compensated PLL in 65-nm CMOS Technology
Hung, Chao-Ching
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (07) : 525 - 529
[7] Scalable 0.35 V to 1.2 V SRAM Bitcell Design From 65 nm CMOS to 28 nm FDSOI
Abouzeid, Fady
Bienfait, Audrey
Akyel, Kaya Can
Feki, Anis
Clerc, Sylvain
Ciampolini, Lorenzo
Giner, Fabien
Wilson, Robin
Roche, Philippe
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (07) : 1499 - 1505
[8] Dependency of well-contact density on MCUs in 65-nm bulk CMOS SRAM
Cheng Xie
Yueyue Chen
Jianjun Chen
Jizuo Zhang
Science China Information Sciences, 2019, 62
[9] Dependency of well-contact density on MCUs in 65-nm bulk CMOS SRAM
Cheng XIE
Yueyue CHEN
Jianjun CHEN
Jizuo ZHANG
ScienceChina(InformationSciences), 2019, 62 (06) : 171 - 173
[10] Dependency of well-contact density on MCUs in 65-nm bulk CMOS SRAM
Xie, Cheng
Chen, Yueyue
Chen, Jianjun
Zhang, Jizuo
SCIENCE CHINA-INFORMATION SCIENCES, 2019, 62 (06)

← 1 2 3 4 5 →