A Design of 12-Bit Low-Power Pipelined ADC Using TIQ Technique

被引：0
|
作者：
Vinay, B. K. [1 ]
Mala, S. Pushpa [2 ]
Deekshitha, S. [1 ]
Sunil, M. P. [3 ]
机构：
[1] CMRIT, Dept Elect & Commun, Bengaluru, India
[2] Dayananda Sagar Univ, Dept Elect & Commun, Bengaluru, India
[3] Jain Univ, Sch Engn & Technol, Dept Elect & Commun, Bengaluru, India
来源：
INTELLIGENT COMPUTING AND COMMUNICATION, ICICC 2019 | 2020年 / 1034卷
关键词：
Residue voltage; Threshold inverter quantizer; Differential amplifier; Flash ADC; Pipelined stage;
D O I：
10.1007/978-981-15-1084-7_58
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
A CMOS 12-bit pipeline analog to digital converter (ADC) is designed for improved speed, resolution and low power consumption. The design incorporates 12 stages of 1-bit ADC cascaded to form pipelined architecture, with each stage containing a sub-ADC with a new approach of threshold inverter quantizer (TIQ) which substitutes the resistor array implementation and amultiplying digital to analog converter (MDAC) for quantized approximation of input voltage. The residue voltage is amplified in gain stage by closed-loop differential amplifier to have appropriate quantized output at the next stage. The sampling frequency is 200 MHz in 180 nm technology, and speed is 100 MSps and power is 50 mW, 0.5 pJ/step with 12-bit resolution.
引用
收藏
页码：601 / 611
页数：11
相关论文
共 50 条
  • [11] A Low-Power 12-Bit Extended Counting ADC Without Calibration for CMOS Image Sensors
    Jeon, Byoung-Kwan
    Hong, Seong-Kwan
    Kwon, Oh-Kyong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (07) : 824 - 828
  • [12] A low power 12-bit and 25-MS/s pipelined ADC for the ILC/Ecal integrated readout
    Rarbi, Fatah
    Dzahini, Daniel
    Gallin-Martel, Laurent
    2008 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (2008 NSS/MIC), VOLS 1-9, 2009, : 781 - +
  • [13] A 12-bit 75-MS/s pipelined ADC using incomplete settling
    Iroaga, Echere
    Murmann, Boris
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (04) : 748 - 756
  • [14] A 27.7 fJ/conv-step 500 MS/s 12-Bit Pipelined ADC Employing a Sub-ADC Forecasting Technique and Low-Power Class AB Slew Boosted Amplifiers
    Naderi, Mohammad H.
    Park, Chulhyun
    Prakash, Suraj
    Kinyua, Martin
    Soenen, Eric G.
    Silva-Martinez, Jose
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (09) : 3352 - 3364
  • [15] A 115mW 12-bit 50 msps pipelined ADC
    Mathur, S
    Das, M
    Tadeparthy, P
    Ray, S
    Mukherjee, S
    Dinakaran, BL
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 913 - 916
  • [16] A 1-V 12-bit switched-opamp pipelined ADC with power optimization
    Nabavi, Mohammad Reza
    Lotfi, Reza
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5359 - +
  • [17] Low-power imperative drives 12-bit A/D converters
    Schweber, B
    EDN, 1998, 43 (25) : 16 - 16
  • [18] A systematic design approach for low-power 10-bit 100 MS/s pipelined ADC
    Meganathan, D.
    Sukumaran, Amrith
    Babu, M. M. Dinesh
    Moorthi, S.
    Deepalakshmi, R.
    MICROELECTRONICS JOURNAL, 2009, 40 (10) : 1417 - 1435
  • [19] Design of Low Power 12-bit Magnitude Comparator
    Mukherjee, Dwip Narayan
    Panda, Saradindu
    Maji, Bansibadan
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 103 - 109
  • [20] A Low-Power 12-bit 2GS/s Time-Interleaved Pipelined-SAR ADC in 28nm CMOS Process
    Wang, Xiao
    Wang, Chengwei
    Li, Fule
    Wang, Zhihua
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
12345