Sensitivity study and improvements on a nonlinear resistive-type neuron circuit

被引:10
作者
Djahanshahi, H [1 ]
Ahmadi, M [1 ]
Jullien, GA [1 ]
Miller, WC [1 ]
机构
[1] Univ Windsor, Dept Elect & Comp Engn, VLSI Res Grp, Windsor, ON N9B 3P4, Canada
来源
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS | 2000年 / 147卷 / 04期
关键词
D O I
10.1049/ip-cds:20000237
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A generalised VLSI circuit realisation for a nonlinear active resistor-type neuron is proposed that implements a saturating sigmoidal-like function by combining the nonlinear characteristics of NMOS and PMOS transistors. The circuit design is based on using a parameter sensitivity analysis to develop a robust design that will be relatively insensitive to process-parameter variations over the area of the die. The nonlinear resistor has been integrated into a module which realises a programmable digital synaptic weight capability. A neuron is effectively formed from the parallel interconnection that takes place as multiplier outputs are connected to create an input node to the resultant distributed neuron. Designs in 0.35 and 0.8 mu m processes are compared with a conservative 1.2 mu m CMOS implementation.
引用
收藏
页码:237 / 242
页数:6
相关论文
共 12 条
[1]   RECOGNITION OF HANDWRITTEN NUMERALS WITH MULTIPLE FEATURE AND MULTISTAGE CLASSIFIER [J].
CAO, J ;
AHMADI, M ;
SHRIDHAR, M .
PATTERN RECOGNITION, 1995, 28 (02) :153-160
[2]  
DJAHANSHAHI H, 1997, NEURAL NETWORKS SIGN, V7, P588
[3]  
DJAHANSHAHI H, 1996, P IEEE INT S CIRC SY, V3, P483
[4]   DESIGN AND CHARACTERIZATION OF ANALOG VLSI NEURAL NETWORK MODULES [J].
GOWDA, SM ;
SHEU, BJ ;
CHOI, JG ;
HWANG, CG ;
CABLE, JS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (03) :301-313
[5]   PATTERN-CLASSIFICATION USING NEURAL NETWORKS [J].
LIPPMANN, RP .
IEEE COMMUNICATIONS MAGAZINE, 1989, 27 (11) :47-64
[6]  
*MET, 1996, HSPICE US MAN EL DEV
[7]  
OOSSE JMC, 1994, P IEEE INT C EL CIRC
[8]   THE SELECTION OF WEIGHT ACCURACIES FOR MADALINES [J].
PICHE, SW .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1995, 6 (02) :432-445
[9]  
REDD RD, 1989, IEEE T CIRCUITS SYST, V36, P767
[10]   APPLICATION OF THE ANNA NEURAL NETWORK CHIP TO HIGH-SPEED CHARACTER-RECOGNITION [J].
SACKINGER, E ;
BOSER, BE ;
BROMLEY, J ;
LECUN, Y ;
JACKEL, LD .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1992, 3 (03) :498-505