NBTI in Si0.5Ge0.5 RMG gate stacks - Effect of high-k nitridation

被引:0
作者
Srinivasan, P. [1 ]
Fronheiser, J. [1 ]
Siddiqui, S. [1 ,2 ]
Kerber, A. [1 ]
Edge, L. F. [2 ]
Siddiqui, S. [1 ,2 ]
Southwick, R. G., III [2 ]
Cartier, E. [2 ]
机构
[1] GLOBALFOUNDRIES, Malta, NY 12020 USA
[2] IBM SRDC, Bangalore, Karnataka, India
来源
2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2015年
关键词
FEOL; gate stack; reliability; NBTI; SiGe; nitridation; interface state density; DEVICES;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Negative Bias Temperature Instability (NBTI) is assessed in (100) Si planar cSi(0.5)Ge(0.5) Replacement Metal Gate (RMG) gate stacks, with and without high-k nitridation for various post nitridation anneal (PNA) conditions. Observed initial N-it was 8 similar to 9x10(11) cm(-2). Nitrided devices show higher NBTI than non-nitrided devices. Observed time slopes become shallower from similar to 0.25 to similar to 0.20. Overall, observed NBTI in cSi(0.5)Ge(0.5) stacks are promising making it viable for use in 7nm and below nodes.
引用
收藏
页数:6
相关论文
共 9 条
[1]  
[Anonymous], P IEEE INT REL PHYS
[2]  
[Anonymous], P IEEE INT EL DEV M
[3]   High speed Bias Temperature Instability measurements on 20 nm RMG HKMG MOSFETs [J].
Chandra, Nishant ;
Chandrashekhar, Sandhya ;
Francis, Rick ;
Kerber, Andreas ;
Srinivasan, Purushothaman ;
Nigam, Tanya .
SOLID-STATE ELECTRONICS, 2014, 101 :18-22
[4]   Intrinsic Reliability Improvement in Biaxially Strained SiGe p-MOSFETs [J].
Deora, S. ;
Paul, A. ;
Bijesh, R. ;
Huang, J. ;
Klimeck, G. ;
Bersuker, G. ;
Krisch, P. D. ;
Jammy, R. .
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (03) :255-257
[5]   SiGe Channel Technology: Superior Reliability Toward Ultrathin EOT Devices-Part I: NBTI [J].
Franco, Jacopo ;
Kaczer, Ben ;
Roussel, Philippe J. ;
Mitard, Jerome ;
Cho, Moonju ;
Witters, Liesbeth ;
Grasser, Tibor ;
Groeseneken, Guido .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) :396-404
[6]   Strained SiGe Channels for Band-Edge PMOS Threshold Voltages With Metal Gates and High-k Dielectrics [J].
Gilmer, David C. ;
Schaeffer, Jamie K. ;
Taylor, W. J. ;
Capasso, C. ;
Junker, Kurt ;
Hildreth, Jill ;
Tekleab, Daniel ;
Winstead, Brian ;
Samavedam, S. B. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (04) :898-904
[7]   A RELIABLE APPROACH TO CHARGE-PUMPING MEASUREMENTS IN MOS-TRANSISTORS [J].
GROESENEKEN, G ;
MAES, HE ;
BELTRAN, N ;
DEKEERSMAECKER, RF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (01) :42-53
[8]   Characterization of Fast Relaxation During BTI Stress in Conventional and Advanced CMOS Devices With HfO2/TiN Gate Stacks [J].
Kerber, Andreas ;
Maitra, Kingsuk ;
Majumdar, Amlan ;
Hargrove, Mike ;
Carter, Rick J. ;
Cartier, Eduard Albert .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (11) :3175-3183
[9]   A Comparative Study of Different Physics-Based NBTI Models [J].
Mahapatra, S. ;
Goel, N. ;
Desai, S. ;
Gupta, S. ;
Jose, B. ;
Mukhopadhyay, S. ;
Joshi, K. ;
Jain, A. ;
Islam, A. E. ;
Alam, M. A. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) :901-916