共 9 条
- [1] Beyne E, 2017, INT EL DEVICES MEET
- [2] Reliable Via-Middle Copper Through-Silicon Via Technology for 3-D Integration [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (07): : 985 - 994
- [4] Direct bonding of low temperature heterogeneous dielectrics [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 2206 - 2212
- [5] Characterization of fine pitch Hybrid Bonding pads using electrical misalignment test vehicle [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 1926 - 1932
- [6] Kim S., 2015, IEEE INT 3D SYST, DOI 10.1109/3DIC.2015.7334576
- [7] Ultra-fine Pitch 3D Integration Using Face-to-Face Hybrid Wafer Bonding Combined with a Via-Middle Through-Silicon-Via Process [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1179 - 1185
- [8] Peng L, 2018, IEEE INT INTERC TECH, P179, DOI 10.1109/IITC.2018.8457072
- [9] Theil Jeremy A., 2019, RECENT DEV FINE PITC, DOI [10.23919/iwlpc.2019.8913862, DOI 10.23919/IWLPC.2019.8913862]