Novel Cu/SiCN surface topography control for 1 μm pitch hybrid wafer-to-wafer bonding

被引:67
作者
Kim, Soon-Wook [1 ]
Fodor, Ferenc [1 ]
Heylen, Nancy [1 ]
Iacovo, Serena [1 ]
De Vos, Joeri [1 ]
Miller, Andy [1 ]
Beyer, Gerald [1 ]
Beyne, Eric [1 ]
机构
[1] IMEC, Leuven, Belgium
来源
2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020) | 2020年
关键词
component; Cu/SiCN; hybrid wafer bonding; wafer level stacking; Cu nano-pad; direct wafer stacking; CMP; AFM; SAM;
D O I
10.1109/ECTC32862.2020.00046
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents our approach to hybrid bond scaling to 1 mu m pitch and recent demonstration results. The direct wafer stacking of two Cu/SiCN surface is realized between slightly protruding Cu nano-pad on one wafer and slightly recessed, but larger, Cu nano-pad on the second wafer. The protruding nano-pad is tailored as smaller than the recessed nano-pad to compensate for the overlay tolerance in the wafer-to-wafer (W2W) bonding. To control the stability and performance of Cu nano-pad integration process, the intensive inline atomic force microscopy (AFM) and surface acoustic microscopy (SAM) characterization is used on various test structures before/after wafer bonding. The surface flatness should be less than 1 nm/mu m to ensure void free bonding. This surface planarization is readily achieved for Cu pad densities up to 25%. Finally, we have demonstrated the high yield and low resistance performance across the 300mm wafer for hybrid bond pitches between 5 and 1 mu m.
引用
收藏
页码:216 / 222
页数:7
相关论文
共 9 条
  • [1] Beyne E, 2017, INT EL DEVICES MEET
  • [2] Reliable Via-Middle Copper Through-Silicon Via Technology for 3-D Integration
    Beyne, Eric
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (07): : 985 - 994
  • [3] The 3-D Interconnect Technology Landscape
    Beyne, Eric
    [J]. IEEE DESIGN & TEST, 2016, 33 (03) : 8 - 20
  • [4] Direct bonding of low temperature heterogeneous dielectrics
    Iacovo, Serena
    Peng, Lan
    Phommahaxay, Alain
    Inoue, Fumihiro
    Verdonck, Patrick
    Kim, Soon-Wook
    Sleeckx, Erik
    Miller, Andy
    Beyer, Gerald
    Beyne, Eric
    [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 2206 - 2212
  • [5] Characterization of fine pitch Hybrid Bonding pads using electrical misalignment test vehicle
    Jani, Imed
    Lattard, Didier
    Vivet, Pascal
    Arnaud, Lucile
    Cheramy, Severine
    Beigne, Edith
    Farcy, Alexis
    Jourdon, Joris
    Henrion, Yann
    Deloffre, Emilie
    Bilgen, Halim
    [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 1926 - 1932
  • [6] Kim S., 2015, IEEE INT 3D SYST, DOI 10.1109/3DIC.2015.7334576
  • [7] Ultra-fine Pitch 3D Integration Using Face-to-Face Hybrid Wafer Bonding Combined with a Via-Middle Through-Silicon-Via Process
    Kim, Soon-Wook
    Detalle, Mikael
    Peng, Lan
    Nolmans, Philip
    Heylen, Nancy
    Velenis, Dimitrios
    Miller, Andy
    Beyer, Gerald
    Beyne, Eric
    [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1179 - 1185
  • [8] Peng L, 2018, IEEE INT INTERC TECH, P179, DOI 10.1109/IITC.2018.8457072
  • [9] Theil Jeremy A., 2019, RECENT DEV FINE PITC, DOI [10.23919/iwlpc.2019.8913862, DOI 10.23919/IWLPC.2019.8913862]