Interrupt driven parallel processing

被引:0
作者
Drotos, Daniel [1 ]
Vasarhelyi, Jozsef [1 ]
机构
[1] Univ Miskolc, Inst Automat & Infocommun, Miskolc, Hungary
来源
2019 20TH INTERNATIONAL CARPATHIAN CONTROL CONFERENCE (ICCC) | 2019年
关键词
embedded system; FPGA; soft-processor; interrupt service routine; parallel processing; multichannel memory;
D O I
10.1109/carpathiancc.2019.8765909
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This article explores the possibilities of new computation architecture. The paper tries to present some modifications in multiprocessor architectures in order to obtain performance increase in computation speed by parallel memory access. In the presented example it is shown how an interrupt can be served skipping the interrupt service routine usual steps.
引用
收藏
页码:70 / 73
页数:4
相关论文
共 14 条
  • [1] Amdahl G. M., 1967, P APR 18 20 1967 SPR, P483, DOI DOI 10.1145/1465482.1465560
  • [2] [Anonymous], BLOCK MEM
  • [3] [Anonymous], USENIX SUMM C
  • [4] A View of the Parallel Computing Landscape
    Asanovic, Krste
    Bodik, Rastislav
    Demmel, James
    Keaveny, Tony
    Keutzer, Kurt
    Kubiatowicz, John
    Morgan, Nelson
    Patterson, David
    Sen, Koushik
    Wawrzynek, John
    Wessel, David
    Yelick, Katherine
    [J]. COMMUNICATIONS OF THE ACM, 2009, 52 (10) : 56 - 67
  • [5] Aspray W, 1990, J VONNEUMANN ORIGINS, P34
  • [6] Chennapnoor Sheetal, 2013, AAMAS 2013, P6
  • [7] SOME COMPUTER ORGANIZATIONS AND THEIR EFFECTIVENESS
    FLYNN, MJ
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1972, C 21 (09) : 948 - &
  • [8] Fuller SH, 2011, FUTURE OF COMPUTING PERFORMANCE: GAME OVER OR NEXT LEVEL?, P1
  • [9] MYTHS ABOUT THE MUTUAL EXCLUSION PROBLEM
    PETERSON, GL
    [J]. INFORMATION PROCESSING LETTERS, 1981, 12 (03) : 115 - 116
  • [10] EPIC: Explicitly parallel instruction computing
    Schlansker, MS
    Rau, BR
    [J]. COMPUTER, 2000, 33 (02) : 37 - +