A 600MS/s, 5-bit pipelined analog-to-digital converter for serial-link applications

被引：19
|
作者：
Varzaghani, A [1 ]
Yang, CKK [1 ]
机构：
[1] Univ Calif Los Angeles, Los Angeles, CA USA
来源：
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2004年
关键词：
analog-to-digital converter; signal-to-noise ratio; pipeline; resolution; effective number of bits; CMOS;
D O I：
10.1109/VLSIC.2004.1346585
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Design of a high-speed low-to-medium resolution analog-to-digital converter with closed-loop pipeline structure has been investigated. We demonstrate a single-path 60OMS/s, 5bit ADC. It is optimally designed to meet the requirements of a serial-link receiver. For high input-bandwidth, total inputcapacitance is only 170fF. At high frequencies, to improve resolution beyond the amplifier-settling limit, the reference voltage of each pipeline-stage is digitally tuned. The chip is fabricated in 0.18mum. CMOS technology and consumes 70mW at 1.8V power-supply.
引用
收藏
页码：276 / 279
页数：4
相关论文
共 23 条
  • [11] A 5-Bit 500-MS/s Asynchronous Digital Slope ADC With Two Comparators
    Shu, Yujun
    Mei, Fengyi
    Yu, Youling
    Wu, Jiangfeng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (04) : 426 - 430
  • [12] A LOW POWER 13-BIT 50MS/s RECIRCULATING PIPELINE ANALOG TO DIGITAL CONVERTER
    Esmaili, Arash
    Babazadeh, Hadiseh
    Hadidi, Khayrollah
    Khoei, Abdollah
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (06)
  • [13] A 1.4 GS/s TI Pipelined-SAR analog-to-digital converter in 22-nm FDSOI CMOS
    Karrari, Hamid
    Andreani, Pietro
    Tan, Siyu
    2023 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE, NORCAS, 2023,
  • [14] A 5-BIT, 0.08mm2 AREA FLASH ANALOG TO DIGITAL CONVERTER IMPLEMENTED ON CADENCE VIRTUOSO 180nm
    Kiran, K. Ravi
    Kumar, Aman
    Reddy, A. Srinivasula
    Sarojini, M.
    FIRST INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, TECHNOLOGY AND SCIENCE - ICETETS 2016, 2016,
  • [15] An 8-bit 2-GSample/s analog-to-digital converter in 0.5-μm SiGe technology
    Vessal, F
    Salama, CAT
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 893 - 896
  • [16] A 10-bit 20 MS/s Successive Approximation Register Analog-To-Digital Converter Using Single-sided DAC Switching method for Control Application
    Lai, Wen-Cheng
    Huang, Jhin-Fang
    Hsieh, Cheng-Gu
    2014 CACS INTERNATIONAL AUTOMATIC CONTROL CONFERENCE (CACS 2014), 2014, : 29 - 33
  • [17] An 8-GS/s 4-bit 340 mW CMOS time interleaved flash analog-to-digital converter
    Jang, YC
    Park, SH
    Heo, SC
    Park, HJ
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (02) : 350 - 356
  • [18] A 0.8-mW 5-bit 250-MS/s Time-Interleaved Asynchronous Digital Slope ADC
    Harpe, Pieter J. A.
    Zhou, Cui
    Philips, Kathleen
    de Groot, Harmke
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (11) : 2450 - 2457
  • [19] A 10-bit 1kS/s-30kS/s Successive Approximation Register Analog-to-Digital Converter for Biological Signal Acquisition
    Geng, Wenliang
    Wang, Guoxing
    Lin, Kuan-Ting
    Tang, Kea-Tiong
    PROCEEDINGS OF THE 2013 6TH INTERNATIONAL CONFERENCE ON BIOMEDICAL ENGINEERING AND INFORMATICS (BMEI 2013), VOLS 1 AND 2, 2013, : 403 - 407
  • [20] A New 65nm-CMOS 1V 8GS/s 9-bit Differential Voltage-Controlled Delay Unit Utilized for a Time-Based Analog-to-Digital Converter Circuit
    El-Bayoumi, Abdullah
    Mostafa, Hassan
    Soliman, Ahmed M.
    2015 27TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2015, : 158 - 161
123