A 600MS/s, 5-bit pipelined analog-to-digital converter for serial-link applications

被引：19
|
作者：
Varzaghani, A [1 ]
Yang, CKK [1 ]
机构：
[1] Univ Calif Los Angeles, Los Angeles, CA USA
来源：
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2004年
关键词：
analog-to-digital converter; signal-to-noise ratio; pipeline; resolution; effective number of bits; CMOS;
D O I：
10.1109/VLSIC.2004.1346585
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Design of a high-speed low-to-medium resolution analog-to-digital converter with closed-loop pipeline structure has been investigated. We demonstrate a single-path 60OMS/s, 5bit ADC. It is optimally designed to meet the requirements of a serial-link receiver. For high input-bandwidth, total inputcapacitance is only 170fF. At high frequencies, to improve resolution beyond the amplifier-settling limit, the reference voltage of each pipeline-stage is digitally tuned. The chip is fabricated in 0.18mum. CMOS technology and consumes 70mW at 1.8V power-supply.
引用
收藏
页码：276 / 279
页数：4
相关论文
共 23 条
  • [1] A. 600-MS/s 5-bit pipeline A/D converter using digital reference calibration
    Varzaghani, A
    Yang, CKK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (02) : 310 - 319
  • [2] 5-bit 12.5 Gsamples/s Analog-to-Digital Converter for a Digital Receiver in a Synchronous Optical QPSK Transmission System
    Adamczyk, O.
    Noe, R.
    2008 DIGEST OF THE LEOS SUMMER TOPICAL MEETINGS, 2008, : 119 - 120
  • [3] A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter
    Guanghua Shu
    Yao Guo
    Junyan Ren
    Mingjun Fan
    Fan Ye
    Analog Integrated Circuits and Signal Processing, 2011, 67 : 95 - 102
  • [4] A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter
    Shu, Guanghua
    Guo, Yao
    Ren, Junyan
    Fan, Mingjun
    Ye, Fan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 67 (01) : 95 - 102
  • [5] A 10-bit 100 MS/s Successive Approximation Register Analog-To-Digital Converter Design
    Huang, Jhin-Fang
    Lai, Wen-Cheng
    Hsieh, Cheng-Gu
    IEICE TRANSACTIONS ON ELECTRONICS, 2014, E97C (08): : 833 - 836
  • [6] A 6GS/s, 4-bit receiver analog-to-digital converter with embedded DFE
    Varzaghani, A
    Yang, CKK
    2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2005, : 322 - 325
  • [7] A 1.33 Gsps 5-bit 2 Stage Pipelined Flash Analog to Digital Converter for UWB Targeting 8 stage Time Interleaving Architecture
    Sivakumar, Balasubramanian
    Vydhyanathan, Athreya
    Ismail, Mohammed
    2008 1ST MICROSYSTEMS AND NANOELECTRONICS RESEARCH CONFERENCE, 2008, : 189 - +
  • [8] Design of Sample and Hold for 16 bit 5 Ms/S Pipeline Analog to Digital Converter
    Mohapatra, Satyajit
    Gupta, Hari Shanker
    Mohapatra, Nihar R.
    Mehta, Sanjeev
    Chowdhury, Arup Roy
    PROCEEDINGS ON 2014 2ND INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGY TRENDS IN ELECTRONICS, COMMUNICATION AND NETWORKING (ET2ECN), 2014,
  • [9] An 8-bit 2 MS/s Successive Approximation Register Analog-To-Digital Converter for Bioinformatics and Computational Biology Application
    Lai, Wen Cheng
    Huang, Jhin-Fang
    Hsieh, Cheng Gu
    Kao, Fan-Tsai
    2015 IEEE 12TH INTERNATIONAL CONFERENCE ON NETWORKING, SENSING AND CONTROL (ICNSC), 2015, : 576 - 579
  • [10] An 8-bit 20 MS/s Successive Approximation Register Analog-To-Digital Converter for Wireless Intelligent Control and Information Processing
    Lai, Wen Cheng
    Huang, Jhin Fang
    Hsieh, Cheng Gu
    FIFTH INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL AND INFORMATION PROCESSING (ICICIP), 2014, : 115 - 117
123