Temperature effects of Si interface passivation layer deposition on high-k III-V metal-oxide-semiconductor characteristics

被引：12

作者：

Ok, InJo ^{[1
]}

Kim, H. ^{[1
]}

Zhang, M. ^{[1
]}

Zhu, F. ^{[1
]}

Park, S. ^{[1
]}

Yum, J. ^{[1
]}

Zhao, H. ^{[1
]}

Lee, Jack C. ^{[1
]}

机构：

[1] Univ Texas, Microelect Res Ctr, Dept Elect & Comp Engn, Austin, TX 78758 USA

来源：

APPLIED PHYSICS LETTERS | 2007年 / 91卷 / 13期

关键词：

D O I：

10.1063/1.2790780

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

In this work, we studied the electrical characteristics of TaN/HfO2/GaAs metal-oxide-semiconductor capacitors with Si interface passivation layer (IPL) under various postdeposition anneal (PDA) conditions and various Si deposition temperatures/times. Using optimal Si IPL under reasonable PDA, post metal anneal conditions, and various Si deposition temperatures, excellent electrical characteristics with low frequency dispersion (< 5%, and 50 mV) and reasonable D-it value (similar to 10(12) eV(-1) cm(-2)) can be obtained. It was found that higher temperature of Si IPL deposition and longer PDA time at 600 degrees C improved equivalent oxide thickness and leakage current. (c) 2007 American Institute of Physics.

引用

页数：3

共 50 条

[41] Optimization of Si interface control layer thickness for high-k GaAs metal-insulator-semiconductor structures
Akazawa, Masamichi
Hasegawa, Hideki
MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2009, 165 (1-2): : 122 - 125
[42] Admittance study of GaAs high-k metal-insulator-semiconductor capacitors with Si interface control layer
Akazawa, Masamichi
Hasegawa, Hideki
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2008, 26 (04): : 1569 - 1578
[43] Room temperature Si δ-growth on Ge incorporating high-K dielectric for metal oxide semiconductor applications
Hong, Augustin J.
Ogawa, Masaaki
Wang, Kang L.
Wang, Yong
Zou, Jin
Xu, Zheng
Yang, Yang
APPLIED PHYSICS LETTERS, 2008, 93 (02)
[44] Towards high-k integration with III-V channels: interface optimization of high pressure sputtered gadolinium oxide on indium phospide
San Andres, E.
Pampillon, M. A.
Canadilla, C.
Feijoo, P. C.
del Prado, A.
PROCEEDINGS OF THE 2013 SPANISH CONFERENCE ON ELECTRON DEVICES (CDE 2013), 2013, : 25 - 28
[45] A high performance In0.53Ga0.47As metal-oxide-semiconductor field effect transistor with silicon interface passivation layer
Zhu, Feng
Zhao, Han
Ok, I.
Kim, H. S.
Yum, J.
Lee, Jack C.
Goel, Niti
Tsai, W.
Gaspe, C. K.
Santos, M. B.
APPLIED PHYSICS LETTERS, 2009, 94 (01)
[46] Effects of Temperature on Dielectric Parameters of Metal-Oxide-Semiconductor Capacitor with Thermal Oxide Layer
Buyukbas, Aysel
Tataroglu, Adem
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2015, 10 (05) : 675 - 679
[47] High-k Oxide Growth on III-V Surfaces: Chemical Bonding and MOSFET Performance
Hinkle, C. L.
Brennan, B.
McDonnell, S.
Milojevic, M.
Sonnet, A. M.
Zhernokletov, D. M.
Galatage, R. V.
Vogel, E. M.
Wallace, R. M.
DIELECTRICS IN NANOSYSTEMS -AND- GRAPHENE, GE/III-V, NANOWIRES AND EMERGING MATERIALS FOR POST-CMOS APPLICATIONS 3, 2011, 35 (03): : 403 - 413
[48] Effects of a High-k Dielectric on the Performance of III-V Ballistic Deflection Transistors
Kaushal, Vikas
Iniguez-de-la-Torre, Ignacio
Gonzalez, Tomas
Mateos, Javier
Lee, Bongmook
Misra, Veena
Margala, Martin
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (08) : 1120 - 1122
[49] Impact of native defects in high-k dielectric oxides on GaN/oxide metal-oxide-semiconductor devices
Choi, Minseok
Lyons, John L.
Janotti, Anderson
Van de Walle, Chris G.
PHYSICA STATUS SOLIDI B-BASIC SOLID STATE PHYSICS, 2013, 250 (04): : 787 - 791
[50] Yttrium-scandium oxide as high-k gate dielectric for germanium metal-oxide-semiconductor devices
Bera, M. K.
Song, J.
Ahmet, P.
Kakushima, K.
Tsutsui, K.
Sugii, N.
Hattori, T.
Iwai, H.
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2010, 25 (06)

← 1 2 3 4 5 →