Temperature effects of Si interface passivation layer deposition on high-k III-V metal-oxide-semiconductor characteristics

被引:12
|
作者
Ok, InJo [1 ]
Kim, H. [1 ]
Zhang, M. [1 ]
Zhu, F. [1 ]
Park, S. [1 ]
Yum, J. [1 ]
Zhao, H. [1 ]
Lee, Jack C. [1 ]
机构
[1] Univ Texas, Microelect Res Ctr, Dept Elect & Comp Engn, Austin, TX 78758 USA
关键词
D O I
10.1063/1.2790780
中图分类号
O59 [应用物理学];
学科分类号
摘要
In this work, we studied the electrical characteristics of TaN/HfO2/GaAs metal-oxide-semiconductor capacitors with Si interface passivation layer (IPL) under various postdeposition anneal (PDA) conditions and various Si deposition temperatures/times. Using optimal Si IPL under reasonable PDA, post metal anneal conditions, and various Si deposition temperatures, excellent electrical characteristics with low frequency dispersion (< 5%, and 50 mV) and reasonable D-it value (similar to 10(12) eV(-1) cm(-2)) can be obtained. It was found that higher temperature of Si IPL deposition and longer PDA time at 600 degrees C improved equivalent oxide thickness and leakage current. (c) 2007 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 50 条
  • [31] High-k InGaAs metal-oxide-semiconductor field-effect-transistors with various barrier layer materials
    Xue, Fei
    Zhao, Han
    Chen, Yen-Ting
    Wang, Yanzhen
    Zhou, Fei
    Lee, Jack C.
    APPLIED PHYSICS LETTERS, 2011, 99 (03)
  • [32] Distributed Pinning Spot Model for High-k Insulator - III-V Semiconductor Interfaces
    Akazawa, Masamichi
    Hasegawa, Hideki
    E-JOURNAL OF SURFACE SCIENCE AND NANOTECHNOLOGY, 2009, 7 : 122 - 128
  • [33] EFFECT OF III/V-COMPOUND EPITAXY ON SI METAL-OXIDE-SEMICONDUCTOR CIRCUITS
    LUBNOW, A
    TANG, GP
    WEHMANN, HH
    PEINER, E
    SCHLACHETZKI, A
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1994, 33 (6A): : 3628 - 3634
  • [34] Main determinants for III-V metal-oxide-semiconductor field-effect transistors (invited)
    Ye, Peide D.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2008, 26 (04): : 697 - 704
  • [35] The role of the substrate on the dispersion in accumulation in III-V compound semiconductor based metal-oxide-semiconductor gate stacks
    Krylov, Igor
    Ritter, Dan
    Eizenberg, Moshe
    APPLIED PHYSICS LETTERS, 2015, 107 (10)
  • [36] Effect of La incorporation on reliability characteristics of metal-oxide-semiconductor capacitors with hafnium based high-k dielectrics
    Kim, Tea Wan
    Jang, Tae-Young
    Kim, Donghyup
    Kim, Jung Woo
    Jeong, Jae Kyeong
    Choi, Rino
    Lee, Myung Soo
    Kim, Hyoungsub
    MICROELECTRONIC ENGINEERING, 2012, 89 : 31 - 33
  • [37] Experimental evidence for the flatband voltage shift of high-k metal-oxide-semiconductor devices due to the dipole formation at the high-k/SiO2 interface
    Iwamoto, Kunihiko
    Kamimuta, Yuuichi
    Ogawa, Arito
    Watanabe, Yukimune
    Migita, Shinji
    Mizubayashi, Wataru
    Morita, Yukinori
    Takahashi, Masashi
    Ota, Hiroyuki
    Nabatame, Toshihide
    Toriumi, Akira
    APPLIED PHYSICS LETTERS, 2008, 92 (13)
  • [38] Temperature dependence of frequency dispersion in III-V metal-oxide-semiconductor C-V and the capture/emission process of border traps
    Vais, Abhitosh
    Lin, Han-Chung
    Dou, Chunmeng
    Martens, Koen
    Ivanov, Tsvetan
    Xie, Qi
    Tang, Fu
    Givens, Michael
    Maes, Jan
    Collaert, Nadine
    Raskin, Jean-Pierre
    DeMeyer, Kristin
    Thean, Aaron
    APPLIED PHYSICS LETTERS, 2015, 107 (05)
  • [39] Reliability of Passivated and Unpassivated High-k Dielectric/GaAs Metal-Oxide-Semiconductor Capacitors
    Kundu, S.
    Halder, N. N.
    Banerji, P.
    Priya, S.
    INTEGRATED FERROELECTRICS, 2015, 166 (01) : 197 - 205
  • [40] Reducing EOT and Interface Trap Densities of High-k/III-V Gate Stacks
    Chobpattana, V.
    Mates, T. E.
    Mitchell, W. J.
    Zhang, J. Y.
    Stemmer, S.
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 4, 2014, 61 (03): : 157 - 161