Design of application specific processors for the cached FFT algorithm

被引:0
|
作者
Atak, O. [1 ]
Atalar, A. [1 ]
Arikan, E. [1 ]
Ishebabi, H. [1 ]
Kammler, D. [1 ]
Ascheid, G. [1 ]
Meyr, H. [1 ]
Nicola, M. [1 ]
Masera, G. [1 ]
机构
[1] Bilkent Univ, Dept Elect & Elect Engn, TR-06533 Ankara, Turkey
关键词
D O I
暂无
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
Orthogonal Frequency Division Multiplexing (OFDM) is a data transmission technique which is used in wired and wireless digital communication systems. In this technique, Fast Fourier Transformation (FFT) and inverse FFT (IFFT) are kernel processing blocks in an OFDM system, and are used for data (de)modulation. OFDM systems are increasingly required to be flexible to accommodate different standards and operation modes, in addition to being energy-efficient. A trade-off between these two conflicting requirements can be achieved by employing Application-Specific Instruction-Set Processors (ASfPs). In this paper, two ASIP design concepts for the Cached FFT algorithm (CFFT) are presented. A reduction in energy dissipation of up to 25% is achieved compared to an ASIP for the widely used Cooley-Tukey FFT algorithm, which was designed by using the same design methodology and technology. Further, a modified CFFT algorithm which enables a better cache utilization is presented. This modification reduces the energy dissipation by up to 10% compared to the original CFFT implementation.
引用
收藏
页码:3479 / 3482
页数:4
相关论文
共 50 条
  • [1] A generalized cached-FFT algorithm
    Baas, BM
    2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 89 - 92
  • [2] Partial cached-FFT algorithm for OFDMA communications
    Chen, Chao-Ming
    Huang, Yuan-Hao
    TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 116 - +
  • [3] Rapid design of application specific FFT cores
    IEEE
    不详
    不详
    不详
    IEEE Trans Signal Process, 5 (1371-1381):
  • [4] Rapid design of application specific FFT cores
    Ding, TJ
    McCanny, JV
    Hu, Y
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1999, 47 (05) : 1371 - 1381
  • [5] Design tools for application specific embedded processors
    Qin, W
    Rajagopalan, S
    Vachharajani, M
    Wang, HS
    Zhu, XP
    August, D
    Keutzer, K
    Malik, S
    Peh, LS
    EMBEDDED SOFTWARE, PROCEEDINGS, 2002, 2491 : 319 - 333
  • [6] A cosynthesis algorithm for application specific processors with heterogeneous datapaths
    Miyaoka, Y
    Togawa, N
    Yanagisawa, M
    Ohtsuki, T
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 250 - 255
  • [7] Finite wordlength design for VLSI FFT processors
    Perlow, RB
    Denk, TC
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1227 - 1231
  • [8] Algorithm Partitioning and SoC Design for OFDM communication systems using multiple application specific processors
    Gruijters, Paul
    Vandewiele, Bertrand
    ISM 2006: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON MULTIMEDIA, PROCEEDINGS, 2006, : 481 - +
  • [9] Design challenges for new application-specific processors
    Jacome, MF
    de Veciana, G
    IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (02): : 40 - 50
  • [10] A blocking algorithm for FFT on cache-based processors
    Takahashi, D
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, 2001, 2110 : 551 - 554