Bias dependent physics-based model of low-frequency noise for nanowire type gate-all-around MOSFETs

被引：0

作者：

Yi, Boram ^{[1
]}

Yang, Geun Soo ^{[2
]}

Barraud, Sylvain ^{[3
]}

Bervard, Laurent ^{[3
]}

Lee, Jae Woo ^{[4
]}

Yang, Ji-Woon ^{[4
]}

机构：

[1] Samsung Co, Design Enablement Team, Hwaseong, South Korea

[2] Samsung Co, Semicond R&D Ctr, Hwaseong, South Korea

[3] Univ Grenoble Alpes, CEA LETI, Minatec Campus, Grenoble, France

[4] Korea Univ, Dept Elect & Informat Engn, Sejong, South Korea

来源：

SOLID-STATE ELECTRONICS | 2022年 / 189卷

关键词：

Compact model; Gate-all-around MOSFETs; Low-frequency noise; Nanowire MOSFETs; 1/F NOISE;

D O I：

10.1016/j.sse.2021.108223

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this study, the bias dependence of low-frequency noise (LFN) in nanowire type gate-all-around (GAA) MOSFETs was physically modeled. In the model, the inversion carrier density distribution was considered based on the potential in the channel that changes according to the bias. The developed model was verified with measurement data of the fabricated device. The model could help circuit designers to optimize noise performance in analog/RF applications when designing integrated circuits using nanowire-type GAA MOSFETs.

引用

页数：4

共 50 条

[1] On quantum effects and low frequency noise spectroscopy in Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures
Boudier, D.
Cretu, B.
Simoen, E.
Veloso, A.
Collaert, N.
2017 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2017), 2017, : 5 - 8
[2] Impact of the channel doping on the low-frequency noise of gate-all-around silicon vertical nanowire pMOSFETs
Simoen, Eddy
Veloso, Anabela
Matagne, Philippe
Claeys, Cor
SOLID-STATE ELECTRONICS, 2023, 200
[3] On trap identification in triple-gate FinFETs and Gate-All-Around Nanowire MOSFETs using low frequency noise spectroscopy
Boudier, D.
Cretu, B.
Simoen, E.
Veloso, A.
Collaert, N.
2017 INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2017,
[4] Low-Frequency Noise in Vertical InAs/InGaAs Gate-All-Around MOSFETs at 15 K for Cryogenic Applications
Ram, Mamidala Saketh
Svensson, Johannes
Skog, Sebastian
Johannesson, Sofie
Wernersson, Lars-Erik
IEEE ELECTRON DEVICE LETTERS, 2022, 43 (12) : 2033 - 2036
[5] Physics-based compact model of transient leakage current caused by parasitic bipolar junction transistor in gate-all-around MOSFETs Foreword
Yi, Boram
Park, Yeong-Hun
Yang, Ji-Woon
SOLID-STATE ELECTRONICS, 2020, 164
[6] Detailed characterisation of Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures
Boudier, D.
Cretu, B.
Simoen, E.
Veloso, A.
Collaert, N.
SOLID-STATE ELECTRONICS, 2018, 143 : 27 - 32
[7] Discussion on the 1/f noise behavior in Si gate-all-around nanowire MOSFETs at liquid helium temperatures
Boudier, D.
Cretu, B.
Simoen, E.
Veloso, A.
Collaert, N.
2018 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2018, : 81 - 84
[8] Study of Low-Frequency Noise in SOI Tri-gate Silicon Nanowire MOSFETs
Koyama, M.
Casse, M.
Coquand, R.
Barraud, S.
Ghibaudo, G.
Iwai, H.
Reimbold, G.
2013 22ND INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2013,
[9] Tellurium Nanowire Gate-All-Around MOSFETs for Sub-5 nm Applications
Yin, Yiheng
Zhang, Zhaofu
Zhong, Hongxia
Shao, Chen
Wan, Xuhao
Zhang, Can
Robertson, John
Guo, Yuzheng
ACS APPLIED MATERIALS & INTERFACES, 2021, 13 (02) : 3387 - 3396
[10] A Subthreshold Slope and Low-frequency Noise Characteristics in Charge Trap Flash Memories with Gate-All-Around and Planar Structure
Lee, Myoung-Sun
Joe, Sung-Min
Yun, Jang-Gn
Shin, Hyungcheol
Park, Byung-Gook
Park, Sang-Sik
Lee, Jong-Ho
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (03) : 360 - 369

← 1 2 3 4 5 →