A self-aligned process for high-voltage, short-channel vertical DMOSFETs in 4H-SiC

被引：73

作者：

Matin, M ^{[1
]}

Saha, A

Cooper, JA

机构：

[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA

[2] Purdue Univ, Birck Nanotechnol Ctr, W Lafayette, IN 47907 USA

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2004年 / 51卷 / 10期

关键词：

counter-doping; DMOS; high-voltage MOSFET; nitric oxide (NO) anneal; self-aligned; short-channel; SiC;

D O I：

10.1109/TED.2004.835622

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we describe a self-aligned process to produce short-channel vertical power DMOSFETs in 4H-SiC. By reducing the channel length to less than or equal to0.5 mum, the specific on-resistance of the MOSFET channel is proportionally reduced, significantly enhancing performance.

引用

页码：1721 / 1725

页数：5

共 48 条

[31] A Compact and Cost-efficient Edge Termination Design for High Voltage 4H-SiC Devices [J].

Dai, T. ;

Zhang, L. ;

Vavasour, O. ;

Renz, A. B. ;

Cao, Q. ;

Shah, V. A. ;

Mawby, P. A. ;

Antoniou, M. ;

Gammon, P. M. .

2021 33RD INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2021, :251-254

[32] Device Simulations on Novel High Channel Mobility 4H-SiC Trench MOSFETs and Their Fabrication Processes [J].

Rossmann, H. R. ;

Bubendorf, A. ;

Zanella, F. ;

Marjanovic, N. ;

Schnieper, M. ;

Meyer, E. ;

Jung, T. A. ;

Gobrecht, J. ;

Minamisawa, R. A. ;

Bartolf, H. .

MICROELECTRONIC ENGINEERING, 2015, 145 :166-169

[33] Evaluation of trench oxide protection techniques on ultra high voltage (10 kV) 4H-SiC UMOSFETs [J].

Rashid, SJ ;

Mihaila, A ;

Udrea, F ;

Malhan, RK ;

Amaratunga, G .

SILICON CARBIDE AND RELATED MATERIALS 2003, PTS 1 AND 2, 2004, 457-460 :1441-1444

[34] Large area, ultra-high voltage 4H-SiC p-i-n rectifiers [J].

Singh, R ;

Irvine, KG ;

Capell, DC ;

Richmond, JT ;

Berning, D ;

Hefner, AR ;

Palmour, JW .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (12) :2308-2316

[35] A low knee voltage and high breakdown voltage of 4H-SiC TSBS employing poly-Si/Ni Schottky scheme [J].

Kim, Dong Young ;

Seok, Ogyun ;

Park, Himchan ;

Bahng, Wook ;

Kim, Hyoung Woo ;

Park, Ki Cheol .

SOLID-STATE ELECTRONICS, 2018, 140 :8-11

[36] Implementation of a short channel (0.3 μm) for 4H-SiC MOSFETs with deep P-well using 'channeling' implantation [J].

Kim, Dongyoung ;

Jang, Seung Yup ;

Morgan, Adam J. ;

Sung, Woongje .

2022 IEEE 34TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2022, :217-220

[37] Sidewall-Implanted Trench Termination for 4H-SiC Devices With High Breakdown Voltage and Low Leakage Current [J].

Liu, Li ;

Wang, Jue ;

Wang, Hengyu ;

Ren, Na ;

Guo, Qing ;

Sheng, Kuang .

IEEE ELECTRON DEVICE LETTERS, 2022, 43 (01) :104-107

[38] Electrical and electrothermal 2D simulations of a 4H-SiC high voltage current limiting device for serial protection applications [J].

Nallet, F ;

Sénès, A ;

Planson, D ;

Locatelli, ML ;

Chante, JP ;

Renault, D .

12TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS - PROCEEDINGS, 2000, :287-290

[39] Electrical and electrothermal 2D simulations of a 4H-SiC high voltage current limiting device for serial protection applications [J].

Nallet, F ;

Sénès, A ;

Planson, D ;

Locatelli, ML ;

Chante, JP ;

Taboy, JP .

IPEMC 2000: THIRD INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-3, PROCEEDINGS, 2000, :396-401

[40] Novel 4H-SiC Double-Trench MOSFETs with Integrated Schottky Barrier and MOS-Channel Diodes for Enhanced Breakdown Voltage and Switching Characteristics [J].

Wang, Peiran ;

Li, Chenglong ;

Deng, Chenkai ;

Yang, Qinhan ;

Xu, Shoucheng ;

Tang, Xinyi ;

Wang, Ziyang ;

Tao, Wenchuan ;

Tao, Nick ;

Wang, Qing ;

Yu, Hongyu .

NANOMATERIALS, 2025, 15 (12)

← 1 2 3 4 5 →