Geometrical analysis and design of integrated 3-D lightwave circuits

被引:3
|
作者
Giglmayr, J [1 ]
机构
[1] Kwangju Inst Sci & Technol, Dept Informat & Commun, Puk Gu, Kwangju 500712, South Korea
来源
OPTICS IN COMPUTING 2000 | 2000年 / 4089卷
关键词
optical waveguide; rectangular waveguide; planar lightwave circuit; geometry; layer; interstage interconnection; slope; crossing; passive switch; active switch; parasitic waveguide;
D O I
10.1117/12.386790
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The principles of the photonic integration of proposed 2-D switching networks are presented which is mainly based on the utilization of planar integration techniques and their development. This 'sandwich' technique composes layers of planar integration with the major goal of minimizing (1) the number of interconnections between adjacent layers with slopes (2) the number of crossing waveguides (WGs) within single layers and between adjacent layers and of optimizing (3) the number of layers. This is a multi-level optimization problem whose first step can be solved by utilizing the symmetry of the 3-D architectures. The presented work explains concepts and prepares their geometry for the ongoing physical analysis. The presented architectures are restricted to passive switches, capable to provide e.g. all-optical logic circuits. Hints for an extension towards active switches are also briefly presented.
引用
收藏
页码:969 / 980
页数:4
相关论文
共 50 条
  • [21] Thermal analysis of three-dimensional (3-D) integrated circuits (ICs)
    Rahman, A
    Reif, R
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 157 - 159
  • [22] Modeling Based Design of Graphene Heat Spreaders and Interconnects in 3-D Integrated Circuits
    Subrina, Samia
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2010, 5 (03) : 281 - 286
  • [23] 3-D flexible circuits ease packaging design
    Buja, Andy
    Electronic Engineering Times, 2006, (1405)
  • [24] On the design and modelling of novel 3-D integrated RTD/HBT device frequency multiplier circuits
    Velling, P
    Janssen, G
    Agethen, M
    Prost, W
    Auer, U
    Reuter, R
    Tegude, FJ
    1996 HIGH PERFORMANCE ELECTRON DEVICES FOR MICROWAVE AND OPTOELECTRONIC APPLICATIONS WORKSHOP - EDMO, 1996, : 176 - 181
  • [25] THERMAL MANAGEMENT OF 3-D INTEGRATED CIRCUITS WITH SPECIAL STRUCTURES
    Wang, Kang-Jia
    Li, Cui-Ling
    THERMAL SCIENCE, 2021, 25 (03): : 2221 - 2225
  • [26] Clock Distribution Architectures for 3-D SOI Integrated Circuits
    Pavlidis, Vasilis F.
    Savidis, Ioannis
    Friedman, Eby G.
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 111 - 112
  • [27] Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits
    Chen, Yibo
    Kursun, Eren
    Motschman, Dave
    Johnson, Charles
    Xie, Yuan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (09) : 1335 - 1346
  • [28] Clock Tree Synthesis for Heterogeneous 3-D Integrated Circuits
    Daulagala, Isuru
    Savidis, Ioannis
    2017 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2017,
  • [29] Advances in 3-D Integrated Circuits, Systems, and CAD Tools
    Ivanov, Andre
    IEEE DESIGN & TEST, 2015, 32 (04) : 4 - 5
  • [30] Substrate-Integrated Waveguide Vertical Interconnects for 3-D Integrated Circuits
    El Khatib, Bassel Youzkatli
    Djerafi, Tarek
    Wu, Ke
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (09): : 1526 - 1535