March SR3C: A Test for a reduced model of all static simple three-cell coupling faults in random-access memories

被引:5
|
作者
Cascaval, Petru [1 ]
Cascaval, Doina [2 ]
机构
[1] Gheorghe Asachi Tech Univ Iasi, Dept Comp Engn, Iasi 700050, Romania
[2] Gheorghe Asachi Tech Univ Iasi, Dept Ind Engn, Iasi 700050, Romania
关键词
Memory testing; Static fault model; Three-cell coupling fault; Fault primitive; March test; FUNCTIONAL FAULTS;
D O I
10.1016/j.mejo.2010.02.004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fault primitive-based analysis of all static simple (i.e., not linked) three-cell coupling faults in n x 1 random-access memories (RAMs) is discussed. All realistic static coupling faults that have been shown to exist in real designs are considered: state coupling faults, transition coupling faults, write disturb coupling faults, read destructive coupling faults, deceptive read destructive coupling faults, and incorrect read coupling faults. A new March test with 66n operations able to detect all static simple three-cell coupling faults is proposed. To compare this test with other industrial March tests, simulation results are also presented in this paper. (C) 2010 Elsevier Ltd. All rights reserved.
引用
收藏
页码:212 / 218
页数:7
相关论文
共 4 条
  • [1] Efficient march tests for a reduced 3-coupling and 4-coupling faults in random-access memories
    Cascaval, P
    Bennett, S
    Hutanu, C
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (03): : 227 - 243
  • [2] Efficient March Tests for a Reduced 3-Coupling and 4-Coupling Faults in Random-Access Memories
    Petru Caşcaval
    Stuart Bennett
    Corneliu Huţanu
    Journal of Electronic Testing, 2004, 20 : 227 - 243
  • [3] A New Test Algorithm and Fault Simulator of Simplified Three-Cell Coupling Faults for Random Access Memories
    Wu, Tiancheng
    Fan, Weikang
    Gu, Yuefeng
    Fan, Feifan
    Li, Qiuhong
    IEEE ACCESS, 2024, 12 : 109218 - 109229
  • [4] Efficient march test for 3-coupling faults in random access memories
    Cascaval, P
    Bennett, S
    MICROPROCESSORS AND MICROSYSTEMS, 2001, 24 (10) : 501 - 509