RTD/HFET low standby power SRAM gain cell

被引:73
作者
van der Wagt, JPA [1 ]
Seabaugh, AC [1 ]
Beam, EA [1 ]
机构
[1] Raytheon TI Syst, Dallas, TX 75265 USA
关键词
D O I
10.1109/55.650335
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 50-nW standby power compound semiconductor tunneling-based static random access memory SRAM (TSRAM) cell is demonstrated by combining ultralow current-density resonant-tunneling diodes (RTD's) and heterostructure field-effect transistors (HFET's) in one integrated process on an InP substrate. This power represents over two orders of magnitude improvement over previous III-V static memory cells. By increasing the number of vertically integrated RTD's we obtain a 100 nW tri-state memory cell. The cell concept applies to any material system in which low current-density negative differential resistance devices are available.
引用
收藏
页码:7 / 9
页数:3
相关论文
共 19 条
[1]  
ABE M, 1990, P GAAS IC S, P127
[2]  
[Anonymous], 1960, IRE T ELECT COMPUTER
[3]   ELIMINATION OF MESA-SIDEWALL GATE LEAKAGE IN INA1AS/INGAAS HETEROSTRUCTURES BY SELECTIVE SIDEWALL RECESSING [J].
BAHL, SR ;
DELALAMO, JA .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (04) :195-197
[4]   PSEUDOMORPHIC IN0.53GA0.47AS/ALAS/INAS RESONANT TUNNELING DIODES WITH PEAK-TO-VALLEY CURRENT RATIOS OF 30 AT ROOM-TEMPERATURE [J].
BROEKAERT, TPE ;
LEE, W ;
FONSTAD, CG .
APPLIED PHYSICS LETTERS, 1988, 53 (16) :1545-1547
[5]   DESIGN AND ANALYSIS OF A LOW-POWER HEMT SRAM CELL [J].
BUSHEHRI, E ;
BRATOV, V ;
THIEDE, A ;
STAROSELSKY, V ;
CLARK, D .
ELECTRONICS LETTERS, 1995, 31 (21) :1828-1829
[6]   A 3.3-V 12-NS 16-MB CMOS SRAM [J].
GOTO, H ;
OHKUBO, H ;
KONDOU, K ;
OHKAWA, M ;
MITANI, H ;
HORIBA, S ;
SOEDA, M ;
HAYASHI, F ;
HACHIYA, Y ;
SHIMIZU, T ;
ANDO, M ;
MATSUDA, Z .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (11) :1490-1496
[7]   AN EXPERIMENTAL HIGH-DENSITY DRAM CELL WITH A BUILT-IN GAIN STAGE [J].
KIM, W ;
KIH, J ;
KIM, G ;
JUNG, S ;
AHN, G .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (08) :978-981
[8]   GaAs dynamic memory design [J].
Law, OMK ;
Salama, CAT .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (08) :1193-1196
[9]   A STATIC RANDOM-ACCESS MEMORY CELL USING A DOUBLE EMITTER RESONANT-TUNNELING HOT-ELECTRON TRANSISTOR FOR GIGABIT-PLUS MEMORY APPLICATIONS [J].
MORI, T ;
MUTO, S ;
TAMURA, H ;
YOKOYAMA, N .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (1B) :790-793
[10]  
Notomi S., 1987, P GAAS IC S, P177