A 32kHz-Reference 2.4GHz Fractional-N Oversampling PLL with 200kHz Loop Bandwidth

被引：9

作者：

Qiu, Junjun ^{[1
]}

Sun, Zheng ^{[1
]}

Liu, Bangan ^{[1
]}

Wang, Wenqian ^{[1
]}

Xu, Dingxin ^{[1
]}

Herdian, Hans ^{[1
]}

Huang, Hongye ^{[1
]}

Zhang, Yuncheng ^{[1
]}

Wang, Yun ^{[1
]}

Shirane, Atsushi ^{[1
]}

Okada, Kenichi ^{[1
]}

机构：

[1] Tokyo Inst Technol, Tokyo, Japan

来源：

2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2021年 / 64卷

关键词：

D O I：

10.1109/ISSCC42613.2021.9365861

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：454 / +

页数：3

共 14 条

[1]

Gao X, 2016, ISSCC DIG TECH PAP I, V59, P174, DOI 10.1109/ISSCC.2016.7417963

[2] A 600 μA 32 kHz Input 960 MHz Output CP-PLL With 530 ps Integrated Jitter in 28 nm FD-SOI Process [J].

Lahiri, Abhirup ;

Gupta, Nitin ;

Kumar, Anand ;

Dhadda, Pradeep .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (07) :1680-1689

[3] An Adaptive Pre-Distortion Technique to Mitigate the DTC Nonlinearity in Digital PLLs [J].

Levantino, Salvatore ;

Marzin, Giovanni ;

Samori, Carlo .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (08) :1762-1772

[4] All-Digital PLL for Bluetooth Low Energy Using 32.768-kHz Reference Clock and ≤0.45-V Supply [J].

Li, Chao-Chieh ;

Yuan, Min-Shueh ;

Liao, Chia-Chun ;

Lin, Yu-Tso ;

Chang, Chih-Hsien ;

Staszewski, Robert Bogdan .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (12) :3660-3671

[5] A 265-μW Fractional-N Digital PLL With Seamless Automatic Switching Sub-Sampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65-nm CMOS [J].

Liu, Hanli ;

Sun, Zheng ;

Huang, Hongye ;

Deng, Wei ;

Siriburanon, Teerachot ;

Pang, Jian ;

Wang, Yun ;

Wu, Rui ;

Someya, Teruki ;

Shirane, Atsushi ;

Okada, Kenichi .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (12) :3478-3492

[6] A Sub-mW Fractional-N ADPLL With FOM of-246 dB for IoT Applications [J].

Liu, Hanli ;

Tang, Dexian ;

Sun, Zheng ;

Deng, Wei ;

Ngo, Huy Cu ;

Okada, Kenichi .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (12) :3540-3552

[7]

Liu HL, 2018, ISSCC DIG TECH PAP I, P246, DOI 10.1109/ISSCC.2018.8310276

[8] A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator With an FoM of-250 dB [J].

Narayanan, Aravind Tharayil ;

Katsuragi, Makihiko ;

Kimura, Kento ;

Kondo, Satoshi ;

Tokgoz, Korkut Kaan ;

Nakata, Kengo ;

Deng, Wei ;

Okada, Kenichi ;

Matsuzawa, Akira .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (07) :1630-1640

[9]

Seol JH, 2019, SYMP VLSI CIRCUITS, pC160, DOI 10.23919/VLSIC.2019.8778010

[10] Analysis and Design of a Core-Size-Scalable Low Phase Noise LC-VCO for Multi-Standard Cellular Transceivers [J].

Seong, Taeho ;

Kim, Jae Joon ;

Choi, Jaehyouk .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (03) :781-790

← 1 2 →