Evaluation of hybrid bonding technology of single-micron pitch with planar structure for 3D interconnection

被引:8
|
作者
Ohyama, Masaki [1 ]
Nimura, Masatsugu [1 ]
Mizuno, Jun [1 ]
Shoji, Shuichi [1 ]
Nonaka, Toshihisa [2 ]
Shinba, Yoichi [2 ]
Shigetou, Akitsu [3 ]
机构
[1] Waseda Univ, Shinjuku Ku, 3-4-1 Okubo, Tokyo 1698555, Japan
[2] Toray Industries Ltd, Elect & Imaging Mat Res Labs, 3-1-2 Sonoyama, Otsu, Shiga 5200842, Japan
[3] Natl Inst Mat Sci, 1-1 Namiki, Tsukuba, Ibaraki 3050044, Japan
关键词
Hybrid bonding; Single-micron pitch; Non-conductive film; Chemical mechanical polishing; Underfill; 3D integration; NO-FLOW UNDERFILL; FLIP-CHIP; INTEGRATION; RELIABILITY; FILLER;
D O I
10.1016/j.microrel.2015.12.033
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we describe hybrid bonding technology of single-micron pitch with planar, structure for three-dimensional (3D) interconnection. Conventionally, underfill method utilizing capillary force was used after the bonding of microbump. However, the filling becomes insufficient in a gap less than 10 mu m between chips or bumps. One promising technology is the hybrid bonding technology that microbumps and an adhesive can, be simultaneously bonded. To realize a single-micron pitch hybrid bonding, we fabricated a planar structure that consists of 8 mu m-pitch Cu/Sn microbumps and a non-conductive film (NCF) by a chemical mechanical polishing (CMP) of resin. After planarization, the Cu/Sn bumps and the NCF were simultaneously bonded at 250 degrees C for 60 s. Cross-sectional scanning electron microscope (SEM) images and energy dispersive X-ray spectroscopy (EDX) images Show that the adhesive resin on the bump surface was successfully removed by the CMP. In addition, SEM images of the bonded sample show that the adhesive filled the 2.5-mu m gap between the chip and substrate. The Cu/Sn bumps were properly bonded in a corner on the chip. The proposed bonding method is expected to enable single-micron pitch interconnection for ultra-high density 3D LSI of next generation. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:134 / 139
页数:6
相关论文
共 50 条
  • [31] ESD mitigation for 3D IC hybrid bonding
    Lin, Shih-Hsiang
    Simicic, Marko
    Pantano, Nicolas
    Chen, Shih-Hung
    Roussel, Philippe
    Van der Plas, Geert
    Beyne, Eric
    Wambacq, Piet
    2023 45TH ANNUAL EOS/ESD SYMPOSIUM, EOS/ESD, 2023,
  • [32] Design Benefits of Hybrid Bonding for 3D Integration
    Nigussie, Theodros
    Pan, Tse-Han
    Lipa, Steve
    Pitts, W. Shepherd
    DeLaCruz, Javi
    Franzon, Paul
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1876 - 1881
  • [33] Collective hybrid bonding for 3D IC stacks
    IMEC, Belgium
    不详
    不详
    不详
    Adv Packag, 2008, 8 (18-23):
  • [34] Low temperature bonding technology for 3D integration
    Ko, Cheng-Ta
    Chen, Kuan-Neng
    MICROELECTRONICS RELIABILITY, 2012, 52 (02) : 302 - 311
  • [35] Cu/BCB hybrid bonding with TSV for 3D integration by using fly cutting technology
    Hsiao, Zhi-Cheng
    Ko, Cheng-Ta
    Chang, Hsiang-Hung
    Fu, Huan-Chun
    Chiang, Chia-Wei
    Hsu, Chao-Kai
    Shen, Wen-Wei
    Lo, Wei-Chung
    2015 International Conference on Electronic Packaging and iMAPS All Asia Conference (ICEP-IAAC), 2015, : 834 - 837
  • [36] 300-mm Wafer 3D Integration Technology using Hybrid Wafer Bonding
    Hozawa, Kazuyuki
    Aoki, Mayu
    Hanaoka, Yuko
    Takeda, Kenichi
    2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 51 - 54
  • [37] Test structures for the evaluation of 3D chip interconnection schemes
    Mathewson, A.
    Brun, J.
    Franiatte, R.
    Nowodzinski, A.
    Ancient, R.
    Sillon, N.
    Depoutot, F.
    Dubois-Bonvalot, B.
    2008 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, CONFERENCE PROCEEDINGS, 2008, : 117 - +
  • [38] Micro Cu bump interconnection on 3D chip stacking technology
    Tanida, K
    Umemoto, M
    Tanaka, N
    Tomita, Y
    Takahashi, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (4B): : 2264 - 2270
  • [39] Micro Cu bump Interconnection on 3D chip stacking technology
    Tanida, Kazumasa
    Umemoto, Mitsuo
    Tanaka, Naotaka
    Tomita, Yoshihiro
    Takahashi, Kenji
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2004, 43 (4 B): : 2264 - 2270
  • [40] Adhesive Selection and Bonding Parameter Optimization for Hybrid Bonding in 3D Integration
    Chen, Kuan-Neng
    Ko, Cheng-Ta
    Hsiao, Zhi-Cheng
    Fu, Huan-Chun
    Lo, Wei-Chung
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2012, 12 (03) : 1821 - 1828