A novel SEU hardened SRAM bit-cell design

被引：8

作者：

Li, Tiehu ^{[1
,2
]}

Yang, Yintang ^{[1
]}

Zhang, Junan ^{[2
]}

Liu, Jia ^{[2
]}

机构：

[1] Xidian Univ, Sch Microelect, Xian 710071, Shaanxi, Peoples R China

[2] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 12期

关键词：

SRAM; single event upset; radiation hardening by design; CMOS TECHNOLOGY; ROBUST;

D O I：

10.1587/elex.14.20170413

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An improved single event upset (SEU) tolerant static random access memory (SRAM) bit-cell with differential read and write capability is proposed. SPICE simulation suggests a more than 1000 times improvement of the critical charge over the standard 6T SRAM cell. With the SEU robustness greatly enhanced at low area and electrical performance costs, the proposed cell is well suited to harsh radiation environment applications such as aerospace and high energy physics.

引用

页数：8

共 50 条

[21] Random Fault Assessment System for SEU Hardened SRAM Chip in the Aviation Level
Xue, Qiannan
Lu, Hao
Wang, Ziyuan
Wang, Peng
2017 9TH INTERNATIONAL CONFERENCE ON MODELLING, IDENTIFICATION AND CONTROL (ICMIC 2017), 2017, : 65 - 69
[22] A novel single event upset hardened CMOS SRAM cell
Zhang, Guohe
Shao, Jun
Liang, Feng
Bao, Dongxuan
IEICE ELECTRONICS EXPRESS, 2012, 9 (03): : 140 - 145
[23] Comparative Analysis of 1:1:2 and 1:2:2 FinFET SRAM Bit-Cell Using Assist Circuit
Kang, Kyuman
Jeong, Hanwool
Lee, Junha
Jung, Seong-Ook
2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 35 - 38
[24] Incremental Enhancement of SEU Hardened 90 nm CMOS Memory Cell
Haddad, Nadim F.
Kelly, Andrew T.
Lawrence, Reed K.
Li, Bin
Rodgers, John C.
Ross, Jason F.
Warren, Kevin M.
Weller, Robert A.
Mendenhall, Marcus H.
Reed, Robert A.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (03) : 975 - 980
[25] Leakage Current Optimization in 9T SRAM Bit-cell with Sleep Transistor at 45nm CMOS Technology
Ruhil, Shaifali
Shukla, Neeraj Kr.
2017 INTERNATIONAL CONFERENCE ON COMPUTING AND COMMUNICATION TECHNOLOGIES FOR SMART NATION (IC3TSN), 2017, : 259 - 261
[26] Design of Low Leakage Radiation Hardened 13T SRAM Cell
Kidwai, Shahneela Jamal
Ahmad, Sayeed
Alam, Naushad
2022 5TH INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES (IMPACT), 2022,
[27] Simulating nuclear events in a TCAD model of a high-density SEU hardened SRAM technology
Ball, D. R.
Warren, K. M.
Weller, R. A.
Reed, R. A.
Kobayashi, A.
Pellish, J. A.
Mendenhall, M. H.
Howe, C. L.
Massengill, L. W.
Schrimpf, R. D.
Haddad, N. F.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (04) : 1794 - 1798
[28] Design of a soft error hardened SRAM cell with improved access time for embedded systems
Tomar, V. K.
Sachdeva, Ashish
MICROPROCESSORS AND MICROSYSTEMS, 2022, 90
[29] Analysis of Triple-Threshold Technique for Power Optimization in SRAM Bit-Cell for Low-Power Applications at 45 Nm CMOS Technology
Kumar, Sudershan
Ruhil, Shaifali
Shukla, Neeraj Kr
Birla, Shilpi
INTELLIGENT COMPUTING TECHNIQUES FOR SMART ENERGY SYSTEMS, 2020, 607 : 611 - 618
[30] Design of a high performance memory using a novel architecture of double bit CAM and SRAM
Kayal, D.
Dandapat, A.
Sarkar, C. K.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (12) : 1691 - 1702

← 1 2 3 4 5 →