Study of forming a p+ poly-Si gate by inductively coupled nitrogen plasma nitridation of the stacked poly-Si layers

被引:1
作者
Juang, MH [1 ]
机构
[1] Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei, Taiwan
来源
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B | 2000年 / 18卷 / 04期
关键词
D O I
10.1116/1.1306280
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Formation of a p(+) poly-Si gate by using the stacked poly-Si layers that are nitridized by using inductively coupled nitrogen plasma (ICNP) has been studied. The stacked poly-Si gate structure consists of three poly-Si layers with thickness of 50, 50, and 100 nm, respectively. As for the control samples that do not receive nitrogen plasma nitridation, when they are annealed at 900 degrees C, the gate oxide integrity is significantly degraded and the flat-band voltage (V-fb) Shift is large, attributable to considerable boron penetration through gate oxide. If the ICNP treatment is directly done with respect to the Sate oxide layer, the V-fb shift can be considerably reduced, but the resultant gate oxide integrity is even much worse than that for the control samples. However, for the specimens that sustain ICNP treatment immediately after the deposition of the first poly-Si layer, the degradation of Sate oxide integrity and the V-fb Shift are significantly alleviated even at 900 OC. Hence, the process scheme that employs the stacked poly-Si gate nitridized by the ICNP treatment is highly available for forming a p(+) poly-Si gate. (C) 2000 American Vacuum Society.[S0734-211X(00)06504-5].
引用
收藏
页码:1937 / 1941
页数:5
相关论文
共 16 条
[1]   DEVICE DESIGN FOR THE SUBMICROMETER P-CHANNEL FET WITH N+ POLYSILICON GATE [J].
CHAM, KM ;
CHIANG, SY .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (07) :964-968
[2]  
Hori T., 1988, International Electron Devices Meeting. Technical Digest (IEEE Cat. No.88CH2528-8), P394, DOI 10.1109/IEDM.1988.32839
[3]   DESIGN TRADEOFFS BETWEEN SURFACE AND BURIED-CHANNEL FETS [J].
HU, GJ ;
BRUCE, RH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (03) :584-588
[4]  
JUANG MH, 1995, SOLID STATE ELECT, V42, P389
[5]  
KODA M, 1993, IEDM TECH DIG, P316
[6]  
KUROI T, 1994, UNPUB INT S VLSI TEC, P107
[7]   SUPPRESSION OF BORON PENETRATION IN BF2-IMPLANTED P-TYPE GATE MOSFET BY TRAPPING OF FLUORINES IN AMORPHOUS GATE [J].
LIN, CY ;
CHANG, CY ;
HSU, CCH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (08) :1503-1509
[8]  
LIN VH, 1995, IEEE ELECT DEVICE LE, V15, P164
[9]   THE USE OF ULTRATHIN REOXIDIZED NITRIDED GATE OXIDE FOR SUPPRESSION OF BORON PENETRATION IN BF2+-IMPLANTED POLYSILICON GATED P-MOSFETS [J].
LO, GQ ;
KWONG, DL .
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (04) :175-177
[10]   ANOMALOUS C-V CHARACTERISTICS OF IMPLANTED POLY MOS STRUCTURE IN N+/P+ DUAL-GATE CMOS TECHNOLOGY [J].
LU, CY ;
SUNG, JM ;
KIRSCH, HC ;
HILLENIUS, SJ ;
SMITH, TE ;
MANCHANDA, L .
IEEE ELECTRON DEVICE LETTERS, 1989, 10 (05) :192-194