Efficient Router Architecture for Trace Reduction During NoC Post-Silicon Validation

被引:2
|
作者
Rout, Sidhartha Sankar [1 ]
Patil, Suyog Bhimrao [1 ]
Chaudhari, Vaibhav Ishwarlal [1 ]
Deb, Sujay [1 ]
机构
[1] Indraprastha Inst Informat Technol Delhi, New Delhi, India
来源
32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019) | 2019年
关键词
design-for-debug; fault detection; network-on-chip; post-silicon validation; trace buffer; SIGNAL SELECTION; RESTORATION; NETWORKS;
D O I
10.1109/SOCC46988.2019.1570548502
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The contemporary network-on-chips (NoCs) have highly complex architectures. So, robust post-silicon validation mechanism is required for error-proof NoC design. Traces of packet transactions are generated during NoC validation and are stored for fault analysis. Size of trace generated, directly translates into on-chip storage cost and communication bandwidth requirement. Our work proposes a modified NoC router architecture which eliminates the redundant traces and only stores the meaningful traces. This results in reduction of total trace amount while maintaining the same level of system internal observability. The scheme is proved to he henelicial for short-lived communication faults (packet drop, direction fault etc.), and shows around 23% to 36% of trace reduction in case of a 8x8 mesh network for each cycle trace capture. The overhead introduced is nominal and can further he reduced in case of permanent network faults.
引用
收藏
页码:230 / 235
页数:6
相关论文
共 50 条
  • [31] Signal Selection Heuristics for Post-Silicon Validation
    Tummala, Suprajaa
    Liu, Xiaobang
    Vemuri, Ranga
    PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 401 - 407
  • [32] On Multiplexed Signal Tracing for Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (05) : 748 - 759
  • [33] Efficient Post-Silicon Validation of Network-on-Chip using Wireless Links
    Rout, Sidhartha Sankar
    Basu, Kanad
    Deb, Sujay
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 371 - 376
  • [34] Reaching Coverage Closure in Post-silicon Validation
    Adir, Allon
    Nahir, Amir
    Ziv, Avi
    Meissner, Charles
    Schumann, John
    HARDWARE AND SOFTWARE: VERIFICATION AND TESTING, 2011, 6504 : 60 - +
  • [35] Post-Silicon Validation of Multiprocessor Memory Consistency
    Mammo, Biruk W.
    Bertacco, Valeria
    DeOrio, Andrew
    Wagner, Ilya
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (06) : 1027 - 1037
  • [36] Interactive Analysis of Post-Silicon Validation Data
    Lalama, Andres
    Knittel, Johannes
    Koch, Steffen
    Weiskopf, Daniel
    Ertl, Thomas
    Rottacker, Sarah
    Latty, Raphael
    Rivoir, Jochen
    2022 FIRST INTERNATIONAL WORKSHOP ON VISUALIZATION IN TESTING OF HARDWARE, SOFTWARE, AND MANUFACTURING (TESTVIS 2022), 2022, : 8 - 14
  • [37] Efficient Virtual Channel Allocator for NoC Router Micro-architecture
    Lan, Yun Long
    Muthukumar, V.
    2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 169 - 174
  • [38] Dynamic Selection of Trace Signals for Post-Silicon Debug
    Basu, Kanad
    Mishra, Prabhat
    Patra, Priyadarsan
    Nahir, Amir
    Aadir, Alon
    2013 14TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION (MTV): COMMON CHALLENGES AND SOLUTIONS, 2013, : 62 - 67
  • [39] Security Capsules: An Architecture for Post-Silicon Security Assertion Validation for Systems-on-Chip
    Raja, Subashree
    Bhamidipati, Padmaja
    Liu, Xiaobang
    Vemuri, Ranga
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 248 - 253
  • [40] Bridging Pre-Silicon Verification and Post-Silicon Validation
    Nahir, Amir
    Ziv, Avi
    Galivanche, Rajesh
    Hu, Alan
    Abramovici, Miron
    Bentley, Bob
    Bertacco, Valeria
    Camilleri, Albert
    Foster, Harry
    Kapoor, Shakti
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 94 - 95