共 50 条
- [31] Signal Selection Heuristics for Post-Silicon Validation PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 401 - 407
- [33] Efficient Post-Silicon Validation of Network-on-Chip using Wireless Links 2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 371 - 376
- [34] Reaching Coverage Closure in Post-silicon Validation HARDWARE AND SOFTWARE: VERIFICATION AND TESTING, 2011, 6504 : 60 - +
- [36] Interactive Analysis of Post-Silicon Validation Data 2022 FIRST INTERNATIONAL WORKSHOP ON VISUALIZATION IN TESTING OF HARDWARE, SOFTWARE, AND MANUFACTURING (TESTVIS 2022), 2022, : 8 - 14
- [37] Efficient Virtual Channel Allocator for NoC Router Micro-architecture 2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 169 - 174
- [38] Dynamic Selection of Trace Signals for Post-Silicon Debug 2013 14TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION (MTV): COMMON CHALLENGES AND SOLUTIONS, 2013, : 62 - 67
- [39] Security Capsules: An Architecture for Post-Silicon Security Assertion Validation for Systems-on-Chip 2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 248 - 253
- [40] Bridging Pre-Silicon Verification and Post-Silicon Validation PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 94 - 95