A Wide-band Reference-less Bidirectional Continuous-Rate Frequency Detector

被引：0

作者：

Pham Manh Ha ^{[1
]}

Nguyen Huu Tho ^{[2
]}

Hoang Hong Hanh ^{[2
]}

Quang Nguyen-The ^{[2
]}

机构：

[1] Vietnam Telecommun Author, 115 Tran Duy Hung, Hanoi, Vietnam

[2] Le Quy Don Tech Univ, Dept Commun Engn, 236 Hoang Quoc Viet, Hanoi, Vietnam

来源：

PROCEEDINGS OF 2019 3RD INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SIGNAL PROCESSING, TELECOMMUNICATIONS & COMPUTING (SIGTELCOM 2019) | 2019年

关键词：

Bidirectional frequency detector; reference-less; wide-band; continuous-rate; clock and data recovery; CLOCK;

D O I：

10.1109/sigtelcom.2019.8696267

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper presents a wide-band half-rate frequency locked loop (FLL) circuit in 180 nm CMOS process. The bidirectional FLL includes a coarse frequency detector (CFD) and a fine frequency detector (FFD) to automatically detect a change in input data rate, acquires the new frequency without the need for an external reference clock or any programming. A modified CFD is proposed to reduce the frequency acquisition time. The simulation shows the FLL achieves wide lock range of 400Mb/s-to-2.6Gb/s and frequency acquisition time of 1.73 mu s.

引用

页码：25 / 29

页数：5

共 15 条

[1] Byun S., 2016, IEEE TCS I, V63
[2] Choi S., 2016, IEEE TCS I, V63
[3] Han J., 2014, IEEE TOVLSI, V22
[4] Analysis of a Frequency Acquisition Technique With a Stochastic Reference Clock Generator
Han, Jinho
Yang, Jaehyeok
Bae, Hyeon-Min
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (06) : 336 - 340
[5] Hsieh C.L., 2011, IEEE T CIRCUITS SY 2, V58
[6] Huang S., 2015, IEEE J SOLID STATE C, V50
[7] Inti R., 2011, IEEE J SOLID STATE C, V46
[8] Jalali M., 2015, IEEE J SOLID STATE C, V50
[9] Kocaman N., 2013, IEEE J SOLID STATE C, V48
[10] A 20-Gb/s Full-Rate Linear Clock and Data Recovery Circuit With Automatic Frequency Acquisition
Lee, Jri
Wu, Ke-Chung
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) : 3590 - 3602

← 1 2 →