共 50 条
- [41] Double Precision Hybrid-Mode Floating-Point FPGA CORDIC Co-processor HPCC 2008: 10TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2008, : 182 - 189
- [42] LDPC decoder with a limited-precision FPGA-based floating-point multiplication coprocessor ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS XVII, 2007, 6697
- [45] Design and Implementation for Quadruple Precision Floating-point Multiplier Based on FPGA with Lower Resource Occupancy 2014 Fifth International Conference on Intelligent Systems Design and Engineering Applications (ISDEA), 2014, : 326 - 329
- [46] An Area-Efficient Iterative Single-Precision Floating-Point Multiplier Architecture for FPGA GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 87 - 92
- [47] FPGA IMPLEMENTATION OF FLOATING-POINT COMPLEX MATRIX INVERSION BASED ON GAUSS-JORDAN ELIMINATION 2013 26TH ANNUAL IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2013, : 557 - 560
- [48] FPGA implementation of floating-point LMS adaptive filters using high-level synthesis VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2022, (59): : 108 - 116
- [49] Implementation of Vector Floating-point processing unit on FPGAs for high performance computing 2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 840 - 844
- [50] FPGA implementation of an exact dot product and its application in variable-precision floating-point arithmetic The Journal of Supercomputing, 2013, 64 : 580 - 605