Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance

被引:51
|
作者
Underwood, KD [1 ]
Hemmert, KS [1 ]
机构
[1] Sandia Natl Labs, Albuquerque, NM 87185 USA
来源
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2004年
关键词
IEEE floating point; arithmetic; FPGA; reconfigurable computing;
D O I
10.1109/FCCM.2004.21
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field programmable gate arrays (FPGAs) have long been an attractive alternative to microprocessors for computing tasks - as long as floating-point arithmetic is not required. Fueled by the advance of Moore's Law, FPGAs are rapidly reaching sufficient densities to enhance peak floating-point performance as well. The question, however is how much of this peak performance can be sustained. This paper examines three of the basic linear algebra subroutine (BLAS) functions: vector dot product, matrix-vector multiply, and matrix multiply. A comparison of microprocessors, FPGAs, and Reconfigurable Computing platforms is performed for each operation. The analysis highlights the amount of memory bandwidth and internal storage needed to sustain peak performance with FPGAs. This analysis considers the historical context of the last six years and is extrapolated for the next six years.
引用
收藏
页码:219 / 228
页数:10
相关论文
共 50 条
  • [31] Effective Floating-Point Calculation Engines Intended for the FPGA-based HIL Simulation
    Ould-Bachir, Tarek
    Dufour, Christian
    Belanger, Jean
    Mahseredjian, Jean
    David, Jean-Pierre
    2012 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2012, : 1363 - 1368
  • [32] Configurable Floating-Point FFT Accelerator on FPGA Based Multiple-Rotation CORDIC
    Chen Jiyang
    Lei Yuanwu
    Peng Yuanxi
    He Tingting
    Deng Ziye
    CHINESE JOURNAL OF ELECTRONICS, 2016, 25 (06) : 1063 - 1070
  • [33] Configurable Floating-Point FFT Accelerator on FPGA Based Multiple-Rotation CORDIC
    CHEN Jiyang
    LEI Yuanwu
    PENG Yuanxi
    HE Tingting
    DENG Ziye
    Chinese Journal of Electronics, 2016, 25 (06) : 1063 - 1070
  • [34] FPGA-based floating-point UD filter coprocessor for integrated navigation systems
    Gonzalez, Rodrigo
    Sutter, Gustavo
    Sisterna, Cristian
    Daniel Patino, Hector
    2015 SIXTH ARGENTINE CONFERENCE ON EMBEDDED SYSTEMS (CASE), 2015, : 7 - 12
  • [35] FPGA-Specific Custom VLIW Architecture for Arbitrary Precision Floating-Point Arithmetic
    Lei, Yuanwu
    Dou, Yong
    Zhou, Jie
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2011, E94D (11): : 2173 - 2183
  • [36] Performance impact of using denormalized numbers in basic floating-point operations
    Tenca, Alexandre F.
    Han, Kyung-Nam
    Tran, David
    CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 348 - 352
  • [37] FPGA Implementation of a Decimal Floating-Point Accurate Scalar Product Unit with a Parallel Fixed-Point Multiplier
    Baesler, Malte
    Teufel, Thomas
    2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 6 - 11
  • [38] A floating-point coprocessor configured by a FPGA in a digital platform based on fixed-point DSP for power electronics
    Hu, Haibing
    Jin, Tianjun
    Zhang, Xianmiao
    Lu, Zhengyu
    Qian, Zhaoming
    IPEMC 2006: CES/IEEE 5TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2006, : 1183 - +
  • [39] Evaluating Floating-point Intensive Applications on OpenCL FPGA Platforms: A Case Study on the SimpleMOC Kernel
    Jin, Zheming
    Finkel, Hal
    2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [40] Implementation of IEEE 754 Compliant Single Precision Floating-Point Adder Unit Supporting Denormal Inputs on Xilinx FPGA
    Shirke, Milind
    Chandrababu, Sajish
    Abhyankar, Yogindra
    2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 408 - 412