Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance

被引:51
|
作者
Underwood, KD [1 ]
Hemmert, KS [1 ]
机构
[1] Sandia Natl Labs, Albuquerque, NM 87185 USA
来源
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2004年
关键词
IEEE floating point; arithmetic; FPGA; reconfigurable computing;
D O I
10.1109/FCCM.2004.21
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field programmable gate arrays (FPGAs) have long been an attractive alternative to microprocessors for computing tasks - as long as floating-point arithmetic is not required. Fueled by the advance of Moore's Law, FPGAs are rapidly reaching sufficient densities to enhance peak floating-point performance as well. The question, however is how much of this peak performance can be sustained. This paper examines three of the basic linear algebra subroutine (BLAS) functions: vector dot product, matrix-vector multiply, and matrix multiply. A comparison of microprocessors, FPGAs, and Reconfigurable Computing platforms is performed for each operation. The analysis highlights the amount of memory bandwidth and internal storage needed to sustain peak performance with FPGAs. This analysis considers the historical context of the last six years and is extrapolated for the next six years.
引用
收藏
页码:219 / 228
页数:10
相关论文
共 50 条
  • [21] FPGA Based Implementation of a Double Precision IEEE Floating-Point Adder
    Ghosh, Somsubhra
    Bhattacharyya, Prarthana
    Dutta, Arka
    7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 271 - 275
  • [22] CLA based Floating-point adder suitable for chaotic generators on FPGA
    Hassan, Hossam S.
    Ismail, Samar M.
    2018 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2018, : 299 - 302
  • [23] A Scalable FPGA-based Floating-Point Gaussian Filtering Architecture
    Cuong Pham-Quoc
    Binh Tran-Thanh
    Tran Ngoc Thinh
    PROCEEDINGS 2017 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND APPLICATIONS (ACOMP), 2017, : 111 - 116
  • [24] Improving Floating-Point Performance in Less Area: Fractured Floating Point Units (FFPUs)
    Neil Hockert
    Katherine Compton
    Journal of Signal Processing Systems, 2012, 67 : 31 - 46
  • [25] Improving Floating-Point Performance in Less Area: Fractured Floating Point Units (FFPUs)
    Hockert, Neil
    Compton, Katherine
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2012, 67 (01): : 31 - 46
  • [26] Accuracy, Cost, and Performance Tradeoffs for Floating-Point Accumulation
    Nagar, Krishna K.
    Bakos, Jason D.
    2013 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2013,
  • [27] A Pipelined Architecture for User-defined Floating-point Complex Division on FPGA
    Huang, Shaobing
    Yu, Li
    Han, Fang-jian
    Luo, Yiwen
    2017 IEEE 30TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2017,
  • [28] Floating-point discrete wavelet transform-based image compression on FPGA
    Farghaly, Sarah H.
    Ismail, Samar M.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2020, 124
  • [29] Improving FDTD Algorithm Performance using Block Floating-Point
    Pijetlovic, Stefan
    Subotic, Milos
    Pjevalica, Nebojsa
    2017 25TH TELECOMMUNICATION FORUM (TELFOR), 2017, : 518 - 521
  • [30] Dynamic configurable floating-point FFT pipelines and hybrid-mode CORDIC on FPGA
    Zhou, Jie
    Dong, Yazhuo
    Dou, Yong
    Lei, Yuanwu
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2008, : 616 - 620