Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance

被引:51
|
作者
Underwood, KD [1 ]
Hemmert, KS [1 ]
机构
[1] Sandia Natl Labs, Albuquerque, NM 87185 USA
来源
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2004年
关键词
IEEE floating point; arithmetic; FPGA; reconfigurable computing;
D O I
10.1109/FCCM.2004.21
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field programmable gate arrays (FPGAs) have long been an attractive alternative to microprocessors for computing tasks - as long as floating-point arithmetic is not required. Fueled by the advance of Moore's Law, FPGAs are rapidly reaching sufficient densities to enhance peak floating-point performance as well. The question, however is how much of this peak performance can be sustained. This paper examines three of the basic linear algebra subroutine (BLAS) functions: vector dot product, matrix-vector multiply, and matrix multiply. A comparison of microprocessors, FPGAs, and Reconfigurable Computing platforms is performed for each operation. The analysis highlights the amount of memory bandwidth and internal storage needed to sustain peak performance with FPGAs. This analysis considers the historical context of the last six years and is extrapolated for the next six years.
引用
收藏
页码:219 / 228
页数:10
相关论文
共 50 条
  • [1] Accelerating floating-point fitness functions in evolutionary algorithms: a FPGA-CPU-GPU performance comparison
    Juan A. Gomez-Pulido
    Miguel A. Vega-Rodriguez
    Juan M. Sanchez-Perez
    Silvio Priem-Mendes
    Vitor Carreira
    Genetic Programming and Evolvable Machines, 2011, 12 : 403 - 427
  • [2] Accelerating floating-point fitness functions in evolutionary algorithms: a FPGA-CPU-GPU performance comparison
    Gomez-Pulido, Juan A.
    Vega-Rodriguez, Miguel A.
    Sanchez-Perez, Juan M.
    Priem-Mendes, Silvio
    Carreira, Vitor
    GENETIC PROGRAMMING AND EVOLVABLE MACHINES, 2011, 12 (04) : 403 - 427
  • [3] Open source high performance floating-point modules
    Hemmert, K. Scott
    Underwood, Keith D.
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 349 - +
  • [4] Evaluation of a Floating-Point Intensive Kernel on FPGA
    Jin, Zheming
    Finkel, Hal
    Yoshii, Kazutomo
    Cappello, Franck
    EURO-PAR 2017: PARALLEL PROCESSING WORKSHOPS, 2018, 10659 : 664 - 675
  • [5] FPGA Implementation of a Custom Floating-Point Library
    Campos, Nelson
    Edirisinghe, Eran
    Fatima, Shaheen
    Chesnokov, Slava
    Lluis, Alexis
    INTELLIGENT SYSTEMS AND APPLICATIONS, VOL 2, 2023, 543 : 527 - 542
  • [6] Efficient Implementation of Floating-Point Reciprocator on FPGA
    Jaiswal, Manish Kumar
    Chandrachoodan, Nitin
    22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 267 - 271
  • [7] Power and Performance Tradeoff of a Floating-point Intensive Kernel on OpenCL FPGA Platform
    Jin, Zheming
    Finkel, Hal
    2018 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2018), 2018, : 716 - 720
  • [8] Feasibility of floating-point arithmetic in FPGA based ANNs
    Nichols, KR
    Moussa, MA
    Areibi, SM
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2002, : 8 - 13
  • [9] Design of Floating-Point Arithmetic Unit for FPGA with Simulink®
    Kralev, Jordan
    PROCEEDINGS OF 18TH INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES (IEEE EUROCON 2019), 2019,
  • [10] FPGA Optimizations for a Pipelined Floating-Point Exponential Unit
    Alachiotis, Nikolaos
    Stamatakis, Alexandros
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2011, 6578 : 316 - 327