Performance Improvement of Nanoscale Field Effect Diode (FED) with Modified Charge Channel: 2D Simulation and an Analytical Surface Potential Model

被引:3
作者
Rezaei, Arash [1 ]
Orouji, Ali A. [1 ]
机构
[1] Semnan Univ, Dept Elect & Comp Engn, Semnan 3513119111, CO, Iran
关键词
Field effect diode (FED); Side contacted FED (S-FED); Gate delay; Ion; Ioff ratio; Surface potential; NANO DEVICE; TRANSISTOR; MOSFET;
D O I
10.1007/s12633-021-01201-5
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
The off-state currents of Side contacted Field Effect Diode (S-FED) and Double-Gate Field Effect Diode (DG-FED) structures increase for the lengths of the channel shorter than 35 nm. This is owing to the minority carrier's injection from the source and drain into the channel and the band to band tunneling phenomenon caused by the high impurities of the drain, source, and reservoirs. In this paper, a structure with a 25 nm channel length with low doping and without reservoirs has been presented. The charge channel of the proposed structure modified using Multi Gate and Extended source/drain electrode. We have called the structure as modified charge channel FED (MCC-FED). The main idea in the proposed device is to modify the charge channel for improving the electrical performance. This device achieved lower gate delay time and energy-delay production and a higher on-current and on/off current ratio compared to conventional FEDs. In addition, two-dimensional analytical models for the surface potential and the electric field at the channel surface are presented by solving the two-dimensional Poisson equation in three distinct zones in the channel with appropriate boundary conditions. To verify the validity of the proposed model, the modeling results are compared with the simulation results and appropriate matching between results demonstrates appropriate accuracy of the proposed model.
引用
收藏
页码:4265 / 4275
页数:11
相关论文
共 34 条
  • [1] Memory cell using Modified Field Effect Diode
    Amirmazlaghani, Mina
    Raissi, Farshid
    [J]. IEICE ELECTRONICS EXPRESS, 2009, 6 (22): : 1582 - 1586
  • [2] [Anonymous], 2009, P INT C SEM DEV RES
  • [3] SOI FED-SRAM Cell: Structure and Operation
    Badwan, Ahmad Z.
    Chbili, Zakariae
    Li, Qiliang
    Ioannou, Dimitris E.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (09) : 2865 - 2870
  • [4] SOI Field-Effect Diode DRAM Cell: Design and Operation
    Badwan, Ahmad Z.
    Chbili, Zakariae
    Yang, Yang
    Salman, Akram A.
    Li, Qiliang
    Ioannou, Dimitris E.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2013, 34 (08) : 1002 - 1004
  • [5] ESD Design Challenges and Strategies in Deeply-scaled Integrated Circuits
    Cao, Shuqing
    Chen, Tze Wee
    Beebe, Stephen G.
    Dutton, Robert W.
    [J]. PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 681 - +
  • [6] Design and Characterization of ESD Protection Devices for High-Speed I/O in Advanced SOI Technology
    Cao, Shuqing
    Salman, Akram A.
    Chun, Jung-Hoon
    Beebe, Stephen G.
    Pelella, Mario M.
    Dutton, Robert W.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (03) : 644 - 653
  • [7] Gholipour M, 2018, J OPTOELECTRONICAL N, V3
  • [8] Double-Gate Field-Effect Diode: A Novel Device for Improving Digital-and-Analog Performance
    Hashemi, Seyed Amir
    Pourmolla, Pezhman
    Jit, Satyabrata
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (01) : 18 - 25
  • [9] International Device Simulation Software, 2015, SILVACO TCAD
  • [10] Jazayeri Farzan, 2008, Proceedings 3rd International Design and Test Workshop (IDT 2008), P154, DOI 10.1109/IDT.2008.4802487