Temperature-aware microarchitecture

被引:0
|
作者
Skadron, T [1 ]
Stan, WR [1 ]
Huang, W [1 ]
Velusamy, S [1 ]
Sankaranarayanan, K [1 ]
Tarjan, D [1 ]
机构
[1] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With power density and hence cooling costs rising exponentially, processor packaging can no longer be designed for the worst case, and there is an urgent need for runtime processor-level techniques that can regulate operating temperature when the package's capacity is exceeded Evaluating such techniques, however, requires a thermal model that is practical for architectural studies. This paper describes HotSpot, an accurate yet fast model based on an equivalent circuit of thermal resistances and capacitances that correspond to microarchitecture blocks and essential aspects of the thermal package. Validation was performed using finite-element simulation. The paper also introduces several effective methods for dynamic thermal management (DTM): "temperature-tracking" frequency scaling, localized toggling, and migrating computation to spare hardware units. Modeling temperature at the microarchitecture level also shows that power metrics are poor predictors of temperature, and that sensor imprecision has a substantial impact on the performance of DTM.
引用
收藏
页码:2 / 13
页数:12
相关论文
共 50 条
  • [31] Algorithms for temperature-aware task scheduling in microprocessor systems
    Chrobak, Marek
    Duerr, Christoph
    Hurand, Mathilde
    Robert, Julien
    SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2011, 1 (03): : 241 - 247
  • [32] Temperature-aware routing in 3D ICs*
    Zhang, Tianpei
    Zhan, Yong
    Sapatnekar, Sachin S.
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 309 - 314
  • [33] Temperature-Aware Interactive Initial Placement for Integrated Circuits
    Melikyan, V. Sh.
    Harutyunyan, A. G.
    Gasparyan, T. A.
    2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2017,
  • [34] TeRFF: Temperature-aware Radio Frequency Fingerprinting for Smartphones
    Gu, Xiaolin
    Wu, Wenjia
    Guo, Naixuan
    He, Wei
    Song, Aibo
    Yang, Ming
    Ling, Zhen
    Luo, Junzhou
    2022 19TH ANNUAL IEEE INTERNATIONAL CONFERENCE ON SENSING, COMMUNICATION, AND NETWORKING (SECON), 2022, : 127 - 135
  • [35] A novel methodology for temperature-aware placement and routing of FPGAs
    Siozios, Kostas
    Soudris, Dimitrios
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 55 - +
  • [36] Temperature-Aware NBTI Modeling Techniques in Digital Circuits
    Luo, Hong
    Wang, Yu
    Luo, Rong
    Yang, Huazhong
    Xie, Yuan
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (06): : 875 - 886
  • [37] On temperature-aware scheduling for single-processor systems
    Rajan, Deepak
    Yu, Philip S.
    HIGH PERFORMANCE COMPUTING - HIPC 2007, PROCEEDINGS, 2007, 4873 : 342 - 355
  • [38] Temperature-aware writing architecture for multilevel memristive cells
    de Gracia Herranz, Amadeo
    Lopez-Vallejo, Marisa
    2019 IEEE 29TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS 2019), 2019, : 57 - 62
  • [39] Temperature-aware Wireless Network-on-Chip Architecture
    Shamim, Md Shahriar
    Mhatre, Aniket
    Mansoor, Naseef
    Ganguly, Amlan
    Tsouri, Gill
    2014 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC), 2014,
  • [40] A temperature-aware FPGA placement based on vertical diffusion
    Huang, Junying
    Colin, Lin Yu
    Zhang, Chao
    Yang, Haigang
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2017, 29 (01): : 189 - 195