Temperature-aware microarchitecture

被引:0
|
作者
Skadron, T [1 ]
Stan, WR [1 ]
Huang, W [1 ]
Velusamy, S [1 ]
Sankaranarayanan, K [1 ]
Tarjan, D [1 ]
机构
[1] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With power density and hence cooling costs rising exponentially, processor packaging can no longer be designed for the worst case, and there is an urgent need for runtime processor-level techniques that can regulate operating temperature when the package's capacity is exceeded Evaluating such techniques, however, requires a thermal model that is practical for architectural studies. This paper describes HotSpot, an accurate yet fast model based on an equivalent circuit of thermal resistances and capacitances that correspond to microarchitecture blocks and essential aspects of the thermal package. Validation was performed using finite-element simulation. The paper also introduces several effective methods for dynamic thermal management (DTM): "temperature-tracking" frequency scaling, localized toggling, and migrating computation to spare hardware units. Modeling temperature at the microarchitecture level also shows that power metrics are poor predictors of temperature, and that sensor imprecision has a substantial impact on the performance of DTM.
引用
收藏
页码:2 / 13
页数:12
相关论文
共 50 条
  • [1] Temperature-aware computing
    Koren, Israel
    Krishna, C. M.
    SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2011, 1 (01): : 46 - 56
  • [2] Temperature-aware floorplanning of microarchitecture blocks with IPC-power dependence modeling and transient analysis
    Nookala, Vidyasagar
    Lilja, David J.
    Sapatnekar, Sachin S.
    ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 298 - 303
  • [3] A Temperature-Aware Global Router
    Lee, Yu-Ting
    Chang, Yen-Jung
    Wang, Ting-Chi
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 279 - 282
  • [4] Temperature-aware global placement
    Obermeier, B
    Johannes, FM
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 143 - 148
  • [5] Temperature-aware placement for SOCs
    Tsai, Jeng-Liang
    Chen, Charlie Chung-Ping
    Chen, Guoqiang
    Goplen, Brent
    Qian, Haifeng
    Zhan, Yong
    Kang, Sung-Mo
    Wong, Martin D. F.
    Sapatnekar, Sachin S.
    PROCEEDINGS OF THE IEEE, 2006, 94 (08) : 1502 - 1518
  • [6] Predictive Temperature-Aware DVFS
    Lee, Jong Sung
    Skadron, Kevin
    Chung, Sung Woo
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (01) : 127 - 133
  • [7] On multiprocessor temperature-aware scheduling problems
    Bampis, Evripidis
    Letsios, Dimitrios
    Lucarelli, Giorgio
    Markakis, Evangelos
    Milis, Ioannis
    JOURNAL OF SCHEDULING, 2013, 16 (05) : 529 - 538
  • [8] Temperature-aware on-chip networks
    Shang, L
    Peh, LS
    Kumar, A
    Jha, NK
    IEEE MICRO, 2006, 26 (01) : 130 - 139
  • [9] Temperature-Aware Register Mapping in GPGPUs
    Atoofian, Ehsan
    2016 IEEE TRUSTCOM/BIGDATASE/ISPA, 2016, : 1636 - 1643
  • [10] Temperature-aware compilation for VLIW processors
    Schafer, Benjamin Carrion
    Lee, Yongho
    Kim, Taewhan
    13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2007, : 426 - +