The cleaning at a back surface and edge of a wafer for introducing Cu metallization process

被引:8
作者
Itoh, M [1 ]
Ishii, Y
Jinbo, T
Akimori, H
Futase, T
Saeki, T
机构
[1] Hitachi Ltd, Device Dev Ctr, Tokyo 1988512, Japan
[2] Hitachi ULSI Syst Co Ltd, Tokyo 1988512, Japan
[3] Hitachi Ltd, Prod Engn Res Lab, Yokohama, Kanagawa 2440817, Japan
关键词
back surface; Bernoulli chuck; Cu contamination; overhang of chemicals; wafer edge;
D O I
10.1109/66.857939
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Cu metallization has been introduced in high-speed complementary metal-oxide-semiconductor (CMOS) large scale integrations (LSI's) in order to achieve low electrical resistivity. This means Cu contamination can be spread all over semiconductor equipment by the wafers, even though Cu has been thoroughly eliminated from semiconductor manufacturing for a Long time. To protect the other wafers without Cu from Cu cross-contamination, we have demonstrated a method that can clean the back surface and selectively clean the edge of a wafer simultaneously without any masks. This method performs the cleaning by optimizing the overhang of chemicals in the single-wafer system with the Bernoulli chuck. We have also demonstrated a new edge extractor that can be used to perform the quantitative evaluation of Cu contamination at the wafer edge. The combination of the edge cleaning and the edge evaluation is useful for introducing not only Cu, but also new exotic materials such as Ta2O5 and BST.
引用
收藏
页码:300 / 304
页数:5
相关论文
共 8 条
  • [1] Evaluation of a copper metallization process and the electrical characteristics of copper-interconnected quarter-micron CMOS
    Awaya, N
    Inokawa, H
    Yamamoto, E
    Okazaki, Y
    Miyake, M
    Arita, Y
    Kobayashi, T
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (08) : 1206 - 1212
  • [2] DUBIN VM, 1998, ADV METALLIZATION IN, P421
  • [3] DEGRADATION OF GATE OXIDE INTEGRITY BY METAL IMPURITIES
    HIRAMOTO, K
    SANO, M
    SADAMITSU, S
    FUJINO, N
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1989, 28 (12): : L2109 - L2111
  • [4] BEHAVIOR OF DEFECTS INDUCED BY METALLIC IMPURITIES ON SI(100) SURFACES
    HOURAI, M
    MURAKAMI, K
    SHIGEMATSU, T
    FUJINO, N
    SHIRAIWA, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1989, 28 (12): : 2413 - 2420
  • [5] A METHOD OF QUANTITATIVE CONTAMINATION WITH METALLIC IMPURITIES OF THE SURFACE OF A SILICON-WAFER
    HOURAI, M
    NARIDOMI, T
    OKA, Y
    MURAKAMI, K
    SUMITA, S
    FUJINO, N
    SHIRAIWA, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1988, 27 (12): : L2361 - L2363
  • [6] QUANTIFYING THE IMPACT OF HOMOGENEOUS METAL CONTAMINATION USING TEST STRUCTURE METROLOGY AND DEVICE MODELING
    PARKS, HG
    SCHRIMPF, RD
    CRAIGIN, B
    JONES, R
    RESNICK, P
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1994, 7 (03) : 249 - 258
  • [7] TAKANASHI K, 1998, 45 SPRING M TOK JAP, P787
  • [8] The effect of copper contamination on field overlap edges and perimeter junction leakage current
    Vermeire, B
    Lee, L
    Parks, HG
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1998, 11 (02) : 232 - 238