Verification of Interlocking Systems Using Statistical Model Checking

被引:24
作者
Cappart, Quentin [1 ]
Limbree, Christophe [1 ]
Schaus, Pierre [1 ]
Quilbeuf, Jean [2 ]
Traonouez, Louis-Marie [2 ]
Legay, Axel [2 ]
机构
[1] Catholic Univ Louvain, Louvain La Neuve, Belgium
[2] INRIA, IRISA, Rennes, France
来源
2017 IEEE 18TH INTERNATIONAL SYMPOSIUM ON HIGH ASSURANCE SYSTEMS ENGINEERING (HASE 2017) | 2017年
关键词
D O I
10.1109/HASE.2017.10
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the railway domain, an interlocking is the system ensuring safe train traffic inside a station by controlling its active elements such as the signals or points. Modern interlockings are configured using particular data, called application data, reflecting the track layout and defining the actions that the interlocking can take. The safety of the train traffic relies thereby on application data correctness, errors inside them can cause safety issues such as derailments or collisions. Given the high level of safety required by such a system, its verification is a critical concern. In addition to the safety, an interlocking must also ensure that availability properties, stating that no train would be stopped forever in a station, are satisfied. Most of the research dealing with this verification relies on model checking. However, due to the state space explosion problem, this approach does not scale for large stations. More recently, a discrete event simulation approach limiting the verification to a set of likely scenarios, was proposed. The simulation enables the verification of larger stations, but with no proof that all the interesting scenarios are covered by the simulation. In this paper, we apply an intermediate statistical model checking approach, offering both the advantages of model checking and simulation. Even if exhaustiveness is not obtained, statistical model checking evaluates with a parametrizable confidence the reliability and the availability of the entire system.
引用
收藏
页码:61 / 68
页数:8
相关论文
共 20 条
[1]  
[Anonymous], 2004, TECH REP
[2]  
Boyer Benoit, 2013, Quantitative Evaluation of Systems. 10th International Conference, QEST 2013. Proceedings: LNCS 8054, P160, DOI 10.1007/978-3-642-40196-1_12
[3]   Verification of railway interlocking systems [J].
Busard, Simon ;
Cappart, Quentin ;
Limbree, Christophe ;
Pecheur, Charles ;
Schaus, Pierre .
ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2015, (184) :19-31
[4]  
Cappart Quentin, 2015, 2015 29th Annual European Simulation and Modeling Conference (ESM'2015), P402
[5]   A MEASURE OF ASYMPTOTIC EFFICIENCY FOR TESTS OF A HYPOTHESIS BASED ON THE SUM OF OBSERVATIONS [J].
CHERNOFF, H .
ANNALS OF MATHEMATICAL STATISTICS, 1952, 23 (04) :493-507
[6]  
Cimatti A., 1998, Formal Aspects of Computing, V10, P361, DOI 10.1007/s001650050022
[7]   SOLID-STATE INTERLOCKING (SSI) - AN INTEGRATED ELECTRONIC SIGNALING SYSTEM FOR MAINLINE RAILWAYS [J].
CRIBBENS, AH .
IEE PROCEEDINGS-B ELECTRIC POWER APPLICATIONS, 1987, 134 (03) :148-158
[8]  
Eisner C, 1999, LECT NOTES COMPUT SC, V1703, P97
[9]  
Fantechi Alessandro, 2012, Leveraging Applications of Formal Methods, Verification and Validation. Applications and Case Studies. Proceedings of the 5th International Symposium, ISoLA 2012, P276, DOI 10.1007/978-3-642-34032-1_26
[10]  
Fantechi A., 2013, FORMAL METHODS IND C, V6