Design techniques for a CMOS low-power low-voltage fully differential flash analog-to-digital converter

被引:0
|
作者
Lee, TS [1 ]
Luo, LD [1 ]
Lin, CS [1 ]
机构
[1] Natl Yunlin Univ Sci & Technol, Dept Elect Engn, Touliu 640, Yunlin, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A CMOS 8-bit, 33.3MS/s flash ADC with +/-1.5V power supply is developed through the use of a CMOS low-power high-speed fully differential comparator. To achieve good signal-to-(noise and distortion) ratio in the presence of noisy digital circuitry, the architecture of the ADC is fully differential. The differential nonlinearity error in dynamical operation is less than +/-0.3LSB. Signal-to-(noise and distortion) ratio is 46.2dB at a sampling rate of 33.3MS/s and input frequency of 4MHz. The power dissipation is 10(6)mW at 33.3MS/s with +/-1.5V power supply.
引用
收藏
页码:357 / 360
页数:4
相关论文
共 50 条
  • [1] A low-power low-voltage fully digital compatible analog-to-digital converter
    Hedayati, H
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 227 - 230
  • [2] Low-power and low-voltage CMOS digital design
    Piguet, C
    MICROELECTRONIC ENGINEERING, 1997, 39 (1-4) : 179 - 208
  • [3] Low-power and low-voltage CMOS digital design
    CSEM Cent Suisse d'Electronique et, de Microtechnique SA, Neuchatel, Switzerland
    Microelectron Eng, 1-4 (179-208):
  • [4] Design of a low-power flash analog-to-digital converter chip for temperature sensors in 0.18 μm CMOS process
    Al, Al
    Reaz, Mamun Bin Ibne
    Jalil, Jubayer
    Alauddin, Mohd
    Ali, Mohd
    ACTA SCIENTIARUM-TECHNOLOGY, 2015, 37 (01) : 33 - 40
  • [5] A 10-b Low-Voltage CMOS Pipelined Analog-to-Digital Converter
    Lu, Chi-Chang
    Tung, Wei-Xiang
    2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1181 - 1184
  • [6] A low-power reconfigurable analog-to-digital converter
    Gulati, K
    Lee, HS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (12) : 1900 - 1911
  • [7] LOW-POWER ANALOG-TO-DIGITAL CONVERTER AND MULTIPLEXER
    KINDLMANN, PJ
    GLENDAY, I
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1974, IM23 (02) : 149 - 154
  • [8] Low-Voltage Low-Power CMOS Design
    Dokic, Branko L.
    Pesic-Brdanin, Tatjana
    Cavka, Drago
    2016 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (INDEL), 2016,
  • [9] On the design of low-voltage, low-power CMOS analog multipliers for RF applications
    Debono, CJ
    Maloberti, F
    Micallef, J
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (02) : 168 - 174
  • [10] A SURVEY OF LOW-VOLTAGE LOW-POWER TECHNIQUES AND CHALLENGES FOR CMOS DIGITAL CIRCUITS
    Hung, Yu-Cherng
    Shieh, Shao-Hui
    Tung, Chiou-Kou
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (01) : 89 - 105