Scaling of Vertical InAs-GaSb Nanowire Tunneling Field-Effect Transistors on Si

被引:56
作者
Memisevic, Elvedin [1 ]
Svensson, Johannes [1 ]
Hellenbrand, Markus [1 ]
Lind, Erik [1 ]
Wernersson, Lars-Erik [1 ]
机构
[1] Lund Univ, Dept Elect & Informat Technol, S-22100 Lund, Sweden
关键词
HSQ; nanowire; III-V; TFET; transistor; InAs-GaSb;
D O I
10.1109/LED.2016.2545861
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrate improved performance due to enhanced electrostatic control achieved by diameter scaling and gate placement in vertical InAs-GaSb tunneling field-effect transistors integrated on Si substrates. The best subthreshold swing, 68 mV/decade at V-DS = 0.3 V, was achieved for a device with 20-nm InAs diameter. The ON-current for the same device was 35 mu A/mu m at V-GS = 0.5 V and V-DS = 0.5 V. The fabrication technique used allow downscaling of the InAs diameter down to 11 nm with a flexible gate placement.
引用
收藏
页码:549 / 552
页数:4
相关论文
共 15 条
[1]  
Avci UE, 2013, IEEE INT ELECT DEVIC
[2]   Tunnel FET technology: A reliability perspective [J].
Datta, Suman ;
Liu, Huichu ;
Narayanan, Vijaykrishnan .
MICROELECTRONICS RELIABILITY, 2014, 54 (05) :861-874
[3]   High-Current GaSb/InAs(Sb) Nanowire Tunnel Field-Effect Transistors [J].
Dey, Anil W. ;
Borg, B. Mattias ;
Ganjipour, Bahram ;
Ek, Martin ;
Dick, Kimberly A. ;
Lind, Erik ;
Thelander, Claes ;
Wernersson, Lars-Erik .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) :211-213
[4]   Uniform and position-controlled InAs nanowires on 2" Si substrates for transistor applications [J].
Ghalamestani, Sepideh Gorji ;
Johansson, Sofia ;
Borg, B. Mattias ;
Lind, Erik ;
Dick, Kimberly A. ;
Wernersson, Lars-Erik .
NANOTECHNOLOGY, 2012, 23 (01)
[5]   High quality InAs and GaSb thin layers grown on Si (111) [J].
Ghalamestani, Sepideh Gorji ;
Berg, Martin ;
Dick, Kimberly A. ;
Wernersson, Lars-Erik .
JOURNAL OF CRYSTAL GROWTH, 2011, 332 (01) :12-16
[6]   Tunnel field-effect transistors as energy-efficient electronic switches [J].
Ionescu, Adrian M. ;
Riel, Heike .
NATURE, 2011, 479 (7373) :329-337
[7]   Considerations for Ultimate CMOS Scaling [J].
Kuhn, Kelin J. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (07) :1813-1828
[8]   III-V Heterostructure Nanowire Tunnel FETs [J].
Lind, Erik ;
Memisevic, Elvedin ;
Dey, Anil W. ;
Wernersson, Lars-Erik .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03) :96-102
[9]   Thin electron beam defined hydrogen silsesquioxane spacers for vertical nanowire transistors [J].
Memisevic, Elvedin ;
Lind, Erik ;
Wernersson, Lars-Erik .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2014, 32 (05)
[10]   Barrier-Engineered Arsenide-Antimonide Heterojunction Tunnel FETs With Enhanced Drive Current [J].
Mohata, Dheeraj ;
Rajamohanan, Bijesh ;
Mayer, Theresa ;
Hudait, Mantu ;
Fastenau, Joel ;
Lubyshev, Dmitri ;
Liu, Amy W. K. ;
Datta, Suman .
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (11) :1568-1570