Design of two-stage Miller-compensated amplifiers based on an optimized settling model

被引:10
|
作者
Aminzadeh, Hamed [1 ]
Danaie, Mohammad [1 ]
Lotfi, Reza [1 ]
机构
[1] Ferdowsi Univ Mashhad, EE Dept, Integrated Syst Lab, Mashhad, Iran
关键词
D O I
10.1109/VLSID.2007.65
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new methodology for the design of two-stage Miller-compensated operational amplifiers in closed-loop applications is proposed in this paper. This methodology that is based upon a new fundamental settling-based analysis specifies the proper open-loop parameters of the opamp regarding to its desired closed-loop specifications. As the conventional model for the step settling response of two-stage opamps have always been overestimated, a simple yet accurate settling model is also suggested to optimize the methodology. The proposed methodology is especially helpful in those applications where the settling response is important. Simulation results are presented to show the effectiveness of the design methodology and to compare the proposed model with the conventional model.
引用
收藏
页码:171 / +
页数:2
相关论文
共 50 条
  • [31] Settling-Optimization-Based Design Approach for Three-Stage Nested-Miller Amplifiers
    Pugliese, Andrea
    Amoroso, Francesco A.
    Cappuccino, Gregorio
    Cocorullo, Giuseppe
    INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 318 - 327
  • [32] Two-stage OTA design based on settling-time constraints
    Giustolisi, Gianluca
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 469 - 472
  • [33] Large-Signal Settling Optimization of SC Circuits Using Two-Stage Amplifiers with Current-Buffer Miller Compensation
    Amoroso, F. A.
    Pugliese, A.
    Cappuccino, G.
    PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2009, : 328 - 331
  • [34] Settling time optimisation for two-stage CMOS amplifiers with current-buffer Miller compensation (vol 43, pg 1257, 2007)
    Pugliese, A.
    Amoroso, F. A.
    Cappuccino, G.
    Cocorullo, G.
    ELECTRONICS LETTERS, 2008, 44 (05) : 389 - 389
  • [35] Design procedure for settling time minimization in three-stage nested-miller amplifiers
    Pugliese, Andrea
    Cappuccino, Gregorio
    Cocorullo, Giuseppe
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (01) : 1 - 5
  • [36] A 101.6-dB-SNDR Fully Dynamic Zoom ADC Using Miller-Compensated Floating Inverter Amplifiers
    Choi, Yohan
    Lee, Woojin
    Park, Sooho
    Kim, Changjoo
    Jung, Hyundo
    Kim, Chulwoo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (09) : 4141 - 4145
  • [37] Distortion Modeling of Feedback Two-Stage Amplifier Compensated With Miller Capacitor and Nulling Resistor
    Miao, Yingwu
    Zhang, Yuxing
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (01) : 93 - 105
  • [38] On the power efficiency of cascode compensation over Miller compensation in two-stage operational amplifiers
    Aminzadeh, Hamed
    Lotfi, Reza
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (01) : 1 - 13
  • [39] An accurate design approach for two-stage CMOS operational amplifiers
    Guo, Yushun
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 563 - 566
  • [40] Design of Two-Stage MOSFET-Only Operational Amplifiers
    Aminzadeh, Hamed
    Danaie, Mohammad
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 35 - 38