共 42 条
[1]
CACHE PERFORMANCE OF OPERATING SYSTEM AND MULTIPROGRAMMING WORKLOADS
[J].
ACM TRANSACTIONS ON COMPUTER SYSTEMS,
1988, 6 (04)
:393-431
[2]
[Anonymous], 2011, BENCHMARKING MODERN
[3]
[Anonymous], 2008, INTEL QUAD CORE INTE
[4]
[Anonymous], 2014, MICRON 1 GB DDR2 SDR
[5]
[Anonymous], 2005, SIGARCH Comput. Archit. News
[6]
Awasthi M, 2009, INT S HIGH PERF COMP, P250, DOI 10.1109/HPCA.2009.4798260
[7]
Balasubramonian R., 2011, Multi-Core Cache Hierarchies, V1st
[8]
Basu A, 2007, INT SYMP MICROARCH, P421
[9]
Beckmann BM, 2004, INT SYMP MICROARCH, P319
[10]
Predictive sequential associative cache
[J].
SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS,
1996,
:244-253