Impact of the drain and source extensions on nanoscale Double-Gate Junction less MOSFET analog and RF performances

被引:20
作者
Bentrcia, T. [1 ]
Djeffal, F. [2 ,3 ]
Chebaki, E. [2 ]
Arar, D. [2 ]
机构
[1] Univ Batna, Dept Phys, LEPCM, Batna 05000, Algeria
[2] Univ Batna, Dept Elect, LEA, Batna 05000, Algeria
[3] Univ Batna, LEPCM, Batna 05000, Algeria
关键词
DGJ MOSFET; Junction less; Source/drain extensions; Nanoscale; Analog/RF parameters; TRANSISTORS; MODEL;
D O I
10.1016/j.mssp.2015.07.060
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multi-Gate Junctionless MOSFETs are promising devices to overcome the undesired short channel effects for low cost nanoelectronic applications. However, the high series resistance associated to the source and drain extensions can arise as a serious problem when dealing with uniformly doped channel, which leads to the degradation of the device performance. Therefore, in order to obtain a global view of Double-Gate Junctionless (DGJ) MOSFET performance under critical conditions, new designs and models of nanoscale DGJ MOSFET including analog performance are important for the comprehension of the fundamentals of such device characteristics. In the present paper, a numerical investigation for the drain current and small signal characteristics is conducted for the DGJ MOSFET by including highly doped extension regions. The proposed approach, which is from a practical viewpoint a feasible technique by introducing only one ion implantation step, provides a good solution to improve the drain current, small signal parameters, analog/RE behavior and linearity of DGJ MOSFET for high performance analog applications. In this context, I-V and analog characteristics of the proposed design are investigated by 2-D numerical modeling and compared with conventional DGJ MOSFET characteristics. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:264 / 267
页数:4
相关论文
共 10 条
[1]  
[Anonymous], 2012, ATLAS USER MANUAL DE
[2]   Compact core model for Symmetric Double-Gate Junctionless Transistors [J].
Cerdeira, A. ;
Avila, F. ;
Iniguez, B. ;
de Souza, M. ;
Pavanello, M. A. ;
Estrada, M. .
SOLID-STATE ELECTRONICS, 2014, 94 :91-97
[3]   Charge-based continuous model for long-channel Symmetric Double-Gate Junctionless Transistors [J].
Cerdeira, A. ;
Estrada, M. ;
Iniguez, B. ;
Trevisoli, R. D. ;
Doria, R. T. ;
de Souza, M. ;
Pavanello, M. A. .
SOLID-STATE ELECTRONICS, 2013, 85 :59-63
[4]   Two-dimensional numerical analysis of nanoscale junctionless and conventional Double Gate MOSFETs including the effect of interfacial traps [J].
Chebaki, Elasaad ;
Djeffal, Faycal ;
Bentrcia, Toufik .
PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 9, NO 10-11, 2012, 9 (10-11) :2041-2044
[5]  
Doria R. T., 2020, JICS, V7, P121, DOI [10.29292/jics.v7i2.364, DOI 10.29292/JICS.V7I2.364]
[6]   Effect of localised charges on nanoscale cylindrical surrounding gate MOSFET: Analog performance and linearity analysis [J].
Gautam, Rajni ;
Saxena, Manoj ;
Gupta, R. S. ;
Gupta, Mridula .
MICROELECTRONICS RELIABILITY, 2012, 52 (06) :989-994
[7]   Modeling and performance study of nanoscale double gate junctionless and inversion mode MOSFETs including carrier quantization effects [J].
Holtij, Thomas ;
Graef, Michael ;
Kloes, Alexander ;
Iniguez, Benjamin .
MICROELECTRONICS JOURNAL, 2014, 45 (09) :1220-1225
[8]   Junctionless multigate field-effect transistor [J].
Lee, Chi-Woo ;
Afzalian, Aryan ;
Akhavan, Nima Dehdashti ;
Yan, Ran ;
Ferain, Isabelle ;
Colinge, Jean-Pierre .
APPLIED PHYSICS LETTERS, 2009, 94 (05)
[9]   Double-gate junctionless transistor model including short-channel effects [J].
Paz, B. C. ;
Avila-Herrera, F. ;
Cerdeira, A. ;
Pavanello, M. A. .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2015, 30 (05) :1-11
[10]   Effect of gate engineering in double-gate MOSFETs for analog/RF applications [J].
Sarkar, Angsuman ;
Das, Aloke Kumar ;
De, Swapnadip ;
Sarkar, Chandan Kumar .
MICROELECTRONICS JOURNAL, 2012, 43 (11) :873-882